Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities

ACM International Conference Proceeding Series

Volumn 180, Issue , 2006, Pages

  Tao, Jie ^a   Karl, Wolfgang ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Cache simulation; Code optimization; Performance visualization

Indexed keywords

COMPUTER SIMULATION; MATHEMATICAL MODELS; OPTIMIZATION; VISUALIZATION;

CACHE SIMULATION; CODE OPTIMIZATION; PERFORMANCE VISUALIZATION;

CACHE MEMORY;

EID: 34748827965     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1190095.1190174     Document Type: Conference Paper

References (18)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. Computer, 35(2):59-67, 2002.
2. E. Berg and E. Hagersten. SIP: Performance Tuning through Source Code Interdependence. In Proceedings of the 8th International Euro-Par Conference, pages 177-186, August 2002.
3. D. B. et. al. The NAS Parallel Benchmarks. Technical Report R.NR.-94-007, Department of Mathematics and Computer Science, Emory University, March 1994.
4. J. L. Henning. SPEC CPU2000: Measuring CPU Performance in the new Millennium. IEEE Computer, 33(7):28-35, 2000.
5. S. A. Herrod. Using Complete Machine Simulation to Understand Computer System Behavior. PhD thesis, Stanford University, February 1998.
6. H. C. Hsiao and C. T. King. MICA: A Memory and Interconnect Simulation Environment for Cache-based Architectures. In Proceedings of the SSrd IEEE Annual Simulation Symposium (SS 2000), pages 317-325, April 2000.
7. Intel Corporation. Intel Itanium Architecture Software Developer's Manual, volume 1-3. 2002. available at http://developer.intel.com/design/ itanium/ manuals/iiasdmanual.htm.
8. T. L. Johnson, M. C. Merten, and W. W. Hwu. Run-time Spatial Locality Detection and Optimization. In Proceedings of International Symposium on Microarchitecture, pages 57-64, December 1997.
9. P. S. Magnusson and B. Werner. Efficient Memory Simulation in SimICS. In Proceedings of the 8th Annual Simulation Symposium, Phoenix, Arizona, USA, April 1995.
10. M. Martonosi, A. Gupta, and T. Anderson. Tuning Memory Performance of Sequential and Parallel Programs. Computer, 28(4):32-40, April 1995.
11. S. S. Mukherjee, S. K. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M. D. Hill, J. R. Larus, and D. A. Wood. Wisconsin Wind Tunnel II: A Fast and Portable Parallel Architecture Simulator. IEEE Concurrency, 8(4):12-20, October 2000.
12. A.-T. Nguyen, M. Michael, A. Sharma, and J. Torrellas. The augmint multiprocessor simulation toolkit for intel x86 architectures. In Proceedings of 1996 International Conference on Computer Design, October 1996.
13. V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors. In Proceedings of the Third Workshop on Computer Architecture Education, February 1997.
14. B. Quaing, J. Tao, and W. Karl. YACO: A User Conducted Visualization Tool for Supporting Cache Optimization. In High Performance Computing and Communications: First International Conference, HPCC 2005. Proceedings, volume 3726 of Lecture Notes in Computer Science, pages 694-703, Sorrento, Italy, September 2005.
15. G. Rivera and C. W. Tseng. Data Transformations for Eliminating Conflict Misses. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 38-49, Montreal, Canada, June 1998.
16. E. Welbon and et al. The POWER2 Performance Monitor. IBM Journal of Research and Development, 38(5), 1994.
17. S. C Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, June 1995.
18. WWW. Cachegrind: a cache-miss profiler, available at http://developer. kde.org/ sewardj/docs-2.2.0/ cg.main.html#cg-top.