PFetch: Software prefetching exploiting temporal predictability of memory access streams

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 310, Issue , 2008, Pages 1-8

  Marathe, Jaydeep ^a   Mueller, Frank ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MISS; DATA-PREFETCHING; GLOBAL VIEW; HARDWARE PERFORMANCE COUNTERS; INSTRUCTION-LEVEL; LATENCY HIDING; MEMORY ACCESS; MEMORY ACCESS LATENCY; MEMORY ACCESS PATTERNS; MEMORY LOCATIONS; MEMORY SYSTEMS; PREFETCHES; PREFETCHING; STRIDE PREFETCHING; TEMPORAL PREDICTABILITY;

COMPUTER SOFTWARE;

CACHE MEMORY;

EID: 77954430513     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1509084.1509085     Document Type: Conference Paper

References (27)

1. T. M. Austin, S. E. Breach, and G. S. Sohi. Efficient detection of all pointer and array access errors. In SIGPLAN Conference on Programming Language Design and Implementation, pages 290-301, 1994.
2. J. Beyler and P. Clauss. Performance driven data cache prefetching in a dynamic software optimization system. In International Conference on Supercomputing, pages 202-209, 2007.
3. M. C. Carlisle. Olden: parallelizing programs with dynamic data structures on distributed-memory machines. PhD thesis, Princeton University, Princeton, NJ, USA, 1996.
4. S. Chenney. Controllable and scalable simulation for animation, 2000.
5. T. Chilimbi. Dynamic hot data stream prefetching for general-purpose programs. In ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 191-209, June 2002.
6. J. Collins, S. Sair, B. Calder, and D. M. Tullsen. Pointer cache assisted prefetching. In MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, pages 62-73, Los Alamitos, CA, USA, 2002. IEEE Computer Society Press.
7. R. Cooksey, S. Jourdan, and D. Grunwald. A stateless, content-directed data prefetching mechanism. In ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pages 279-290, New York, NY, USA, 2002. ACM Press.
8. K. I. Farkas, P. Chow, N. P. Jouppi, and Z. Vranesic. Memory-system design considerations for dynamically-scheduled processors. In ISCA '97: Proceedings of the 24th annual international symposium on Computer architecture, pages 133-143, New York, NY, USA, 1997. ACM Press.
9. J. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millenium. IEEE Computer, 33(7):28-35, July 2000.
10. I. Hur and C. Lin. Memory prefetching using adaptive stream detection. In MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 397-408, Washington, DC, USA, 2006. IEEE Computer Society.
11. T. Inagaki, T. Onodera, H. Komatsu, and T. Nakatani. Stride prefetching by dynamically inspecting objects. In PLDI '03: Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, pages 269-277, New York, NY, USA, 2003. ACM Press.
12. D. Joseph and D. Grunwald. Prefetching using markov predictors. In ISCA '97: Proceedings of the 24th annual international symposium on Computer architecture, pages 252-263, New York, NY, USA, 1997. ACM Press.
13. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In ISCA '90: Proceedings of the 17th annual international symposium on Computer Architecture, pages 364-373, New York, NY, USA, 1990. ACM Press.
14. D. Kim, S. S. wei Liao, P. H. Wang, J. del Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar, and J. P. Shen. Physical experimentation with prefetching helper threads on intel's hyper-threaded processors. In CGO '04: Proceedings of the international symposium on Code generation and optimization, page 27, Washington, DC, USA, 2004. IEEE Computer Society.
15. M. H. Lipasti, W. J. Schmidt, S. R. Kunkel, and R. R. Roediger. Spaid: software prefetching in pointer- and call-intensive environments. In MICRO 28: Proceedings of the 28th annual international symposium on Microarchitecture, pages 231-236, Los Alamitos, CA, USA, 1995. IEEE Computer Society Press.
16. J. Lu, A. Das, W.-C. Hsu, K. Nguyen, and S. G. Abraham. Dynamic helper threaded prefetching on the sun ultrasparc cmp processor. In MICRO 38: Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, pages 93-104, Washington, DC, USA, 2005. IEEE Computer Society.
17. C.-K. Luk, R. Muth, H. Patil, R. Cohn, and G. Lowney. Ispike: A post-link optimizer for the intel®itanium®architecture. In CGO '04: Proceedings of the international symposium on Code generation and optimization, page 15, Washington, DC, USA, 2004. IEEE Computer Society.
18. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. SIGPLAN Notices, 27(9):62-73, 1992.
19. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In HPCA '04: Proceedings of the 10th International Symposium on High Performance Computer Architecture, page 96, Washington, DC, USA, 2004. IEEE Computer Society.
20. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In ISCA '94: Proceedings of the 21ST annual international symposium on Computer architecture, pages 24-33, Los Alamitos, CA, USA, 1994. IEEE Computer Society Press.
21. A. Roth, A. Moshovos, and G. S. Sohi. Dependence based prefetching for linked data structures. In ASPLOS-VIII: Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, pages 115-126, New York, NY, USA, 1998. ACM Press.
22. A. Roth and G. S. Sohi. Effective jump-pointer prefetching for linked data structures. In ISCA '99: Proceedings of the 26th annual international symposium on Computer architecture, pages 111-121, Washington, DC, USA, 1999. IEEE Computer Society.
23. S. Sair, T. Sherwood, and B. Calder. Quantifying load stream behavior. In HPCA, pages 197-, 2002.
24. J. E. Smith and W.-C. Hsu. Prefetching in supercomputer instruction caches. In Supercomputing '92: Proceedings of the 1992 ACM/IEEE conference on Supercomputing, pages 588-597, Los Alamitos, CA, USA, 1992. IEEE Computer Society Press.
25. Y. Wu. Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching. In PLDI '02: Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, pages 210-221, New York, NY, USA, 2002. ACM Press.
26. Z. Zhang and J. Torrellas. Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching. In ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture, pages 188-199, New York, NY, USA, 1995. ACM Press.
27. H. Zhou and T. M. Conte. Enhancing memory-level parallelism via recovery-free value prediction. IEEE Trans. Comput., 54(7):897-912, 2005.