Ispike: A post-link optimizer for the Intel®Itanium® architecture

International Symposium on Code Generation and Optimization, CGO

Volumn , Issue , 2004, Pages 15-26

  Luk, Chi Keung ^a   Muth, Robert ^a   Patil, Harish ^a   Cohn, Robert ^a   Lowney, Geoff ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FINE-GRAIN PERFORMANCE MONITORING; LOAD-LATENCY COMPARATORS; POST-LINK CODE TRANSFORMATION; POST-LINK OPTIMIZERS;

BUFFER STORAGE; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; DATA PROCESSING; OPTIMIZATION; PROGRAM COMPILERS; STATISTICAL METHODS;

MICROPROCESSOR CHIPS;

EID: 3042613777     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. J. Andersen, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihi. Continuous profiling: Where have all the cycles gone. In Proceedings of the 16th Symposium on Operating System Principles, October 1997.
2. R. Cohn. Pin User Manual. http://systems.cs.colorado.edu/Pin, Nov 2003.
3. R. Cohn, D. Goodwin, and P. G. Lowney. Optimizing Alpha executables on Windows NT with Spike. Digital Technical Journal, 9(4):3-20, 1997.
4. J.-F. Collard and D. Lavery. Optimizations to prevent cache penalties for the intel itanium 2 processor. In Proceedings of the 2003 International Conference on Code Generation and Optimization, March 2003.
5. Intel Corporation. Intel Itanium Software Conventions & Runtime Architecture Guide. http://developer.intel.com/design/itanium/family/, May 2001.
6. C. Dulong, R. Krishnaiyer, D. Kulkarni, D. Lavery, W. Li, J. Ng, and D. Sehr. An overview of the intel ia-64 compiler. Intel Technology Journal, 4 th quarter:1-15, 1999.
7. D. Gillies, R. Chaiken, R. Sree, and D. Connors. Ia64 binary-level branch reversal. Technical Report MSR-TR-2003-85, Microsoft Research, 2003.
8. David W. Goodwin. Interprocedural dataflow analysis in an executable optimizer. In Proceedings of the ACM SIGPLAN 97 Conference on Programming Language Design and Implementation, pages 122-133, 1997.
9. G. Haber, M. Klausner, V. Eisenberg, B. Mendelson, and M. Gurevich. Optimization opportunities created by global data reordering. In Proceedings of the 2003 International Conference on Code Generation and Optimization. March 2003.
10. E. A. Henis, G. Haber, M. Klausner, and A. Warshavsky. Feedback based post-link optimization for large subsystems. In Proceedings of the 2nd Workshop on Feedback Directed Optimization, pages 13-20, November 1999.
11. Intel Corporation. Intel Itantum 2 Processor Reference Manual for Software Development and Optimization, May 2002.
12. Intel Corporation. Intel Itanium Architecture Software Developer's Manual Vol. 1: Application Architecture, Oct. 2002.
13. C-K Luk and P. G. Lowney. Patent application for Methods and Apparatus for Stride Profiling: A Software Application. Intel Corporation, 2003.
14. C.-K. Luk and T. C. Mowry. Cooperative prefetching: Compiler and hardware support for effective instruction prefetching in modern processors. In Proceedings of the 31 st Annual ACM/IEEE International Symposium on Microarchitecture, pages 182-193, December 1998.
15. C-K Luk, R. Muth, H. Patil, P. G. Lowney, R. Cohn, and R. Weiss. Profile-guided post-link stride prefetching. In Proceedings of 2002 International Conference on Supercomputing, pages 167-178, June 2002.
16. D. Mosberger and S. Eranian. IA-64 Linux Kernel Design and Implementation, chapter 9.3: Kernel Support for Performance Monitoring. Hewlett-Packard Company, 2002.
17. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, October 1992.
18. R. Muth, S. Debray, S. Watterson, and K. DeBosschere. Alto: A link-time optimizer for the Compaq Alpha. Software: Practice and Experience, 21(1):67-101, 2001.
19. K. Pettis and R. Hansen. Profile guided code positioning. In Proceedings of the ACM SIGPLAN 90 Conference on Programming language Design and Implementation, pages 16-27, June 1990.
20. V. Ramasamy and R. Hundt. Dynamic binary instrumentation on IA-64. In Proceedings of the First EPIC Workshop, Dec. 2001.
21. T. Romer, G. Voelker, D. Lee, A. Wolman, W. Wong, H. Levy, B. Bershad, and B. Chen. Instrumentation and optimization of win32/intel executables using Etch. In Proceedings of the USENIX Windows NT Workshop, pages 1-7, August 1997.
22. A. Samuel. C++ ABI for Itanium: Exception Handling, http://www. codesourcery.com/cxx-abi/abi-eh.html.
23. N. Snavely, S. Debray, and G. Andrews. Predicate analysis and if-conversion in an itanium link-time optimizer. In Proceedings of the Second EPIC Workshop, 2002.
24. A. Srivastava, A. Edwards, and H. Vo. Vulcan: Binary transformation in a distributed environment. Technical Report MSR-TR-2001-50, Microsoft Research, April 2001.
25. A. Srivastava and D. W. Wall. A practical system for intermodule code optimization. Journal of Programming Languages, 1(1):1-18, March 1993.
26. Y. Wu. Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching. In Proceedings of the ACM SIGPLAN 02 Conference on Programming Language Design and Implementation, pages 210-221, 2002.
27. X. Zhang, Z. Wang, N. Gloy, J. B. Chen, and M. D. Smith. System support for automatic profiling and optimization. In Proceedings of the 16th Symposium on Operating System Principles, October 1997.