Automatic parallelization of simulink applications

Proceedings of the 2010 CGO - The 8th International Symposium on Code Generation and Optimization

Volumn , Issue , 2010, Pages 151-159

  Canedo, Arquimedes ^a   Yoshizawa, Takeo ^a   Komatsu, Hideaki ^a  

^a IBM RESEARCH   (United States)

Author keywords

automatic parallelization; coarse grain dataflow; compilers; equation level parallelism; multi core; simulink; strands

Indexed keywords

AUTOMATIC PARALLELIZATION; COARSE GRAINS; DATAFLOW; MULTI CORE; SIMULINK;

MICROPROCESSOR CHIPS; NETWORK COMPONENTS; OPTIMIZATION; PARALLEL ARCHITECTURES; PRODUCTION; SPREADSHEETS;

PROGRAM COMPILERS;

EID: 77954010166     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1772954.1772976     Document Type: Conference Paper

References (28)

1. Mathworks, "Simulink." http://www.mathworks.com/products/ simulink/.
2. T. Stavros, S. Christos, C. Paul, and C. Adrian, "Translating Discrete-time Simulink to Lustre," Trans. on Embedded Computing Sys., vol. 4, no. 4, pp. 779-818, 2005.
3. J. Dannenberg and C. Kleinhans, "The Coming Age of Collaboration in the Automotive Industry," Mercer Manage. J., vol. 18, pp. 88-94, 2004.
4. B. Hardung, T. Kölzow, and A. Krüger, "Reuse of Software in Distributed Embedded Automotive Systems," in EMSOFT '04, pp. 203-210, ACM, 2004.
5. dSPACE, "RTI-MP dSPACE." http://www.dspaceinc.com/ww/en/inc/ home/products/sw/impsw/rtimpblo.cfm.
6. L. Brisolara, S.-i. Han, X. Guerin, L. Carro, R. Reis, S.-I. Chae, and A. Jerraya, "Reducing Fine-Grain Communication Overhead in Multi-thread Code Generation for Heterogeneous MPSoC," in SCOPES '07, pp. 81-89, ACM, 2007.
7. G. H. Mealy, "A Method for Synthesizing Sequential Circuits," Bell System Technical Journal, vol. 34, pp. 1045-1079, 1955.
8. Mathworks, "Simulink User's Guide." http://www.mathworks.com/ access/helpdesk/help/toolbox/simulink/ug/bqchgnk.html.
9. T. Fossen and T. Perez, "Marine Systems Simulator (MSS)." http://www.marinecontrol.org/.
10. IBM, "BlueLink Compiler." http://domino.research.ibm.com/comm/ research-projects.nsf/pages/bluelink.index.html.
11. M. R. Garey and D. S. Johnson, Computers and Intractability: A guide to the Theory of NP-Completeness. W H Freeman & Co, 1979.
12. N. Andersson and P. Fritzson, "Generating Parallel Code from Object Oriented Mathematical Models," in POPP '95, pp. 48-57, ACM, 1995.
13. H. Lundvall, K. Stav°aker, P. Fritzson, and C. Kessler, "Automatic Parallelization of Simulation Code for Equation-based Models with Software Pipelining and Measurements on Three Platforms," SIGARCH Comput. Archit. News, vol. 36, no. 5, pp. 46-55, 2008.
14. A. Canedo, "Leveraging Equation-Level Parallelism in Simulink Compilation," IBM Research Report RT0848, 2009.
15. S. P. Amarasinghe and M. S. Lam, "Communication Optimization and Code Generation for Distributed Memory Machines," in PLDI '93: Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, (New York, NY, USA), pp. 126-138, ACM, 1993.
16. A. Zhai, J. G. Steffan, C. B. Colohan, and T. C. Mowry, "Compiler and Hardware Support for Reducing the Synchronization of Speculative Threads," ACM Trans. Archit. Code Optim., vol. 5, no. 1, pp. 1-33, 2008.
17. J. Giacomoni, T. Moseley, and M. Vachharajani, "FastForward for Efficient Pipeline Parallelism," in PACT '07, p. 407, IEEE Computer Society, 2007.
18. U. of California, "SLUGS." http://slugsuav.soe.ucsc.edu/.
19. M. I. Lizarraga, V. Dobrokhodov, G. H. Elkaim, R. Curry, and I. Kaminer, "Simulink Based Hardware-in-the-Loop Simulator for Rapid Prototyping of UAV Control Algorithms," Americal Institute of Aeronautics and Astronautics, 2009.
20. D. Word, J. J. Zenor, R. Bednar, R. E. Crosbie, and N. G. Hingorani, "Multi-rate Real-time Simulation Techniques," in SCSC: Proc. of 2007 summer computer simulation conference, pp. 195-198, Society for Computer Simulation International, 2007.
21. A. Ohata, J. Kako, T. Shen, and K. Ito, "Introduction to the Benchmark Challenge on SICE Engine Start Control Problem," in Proc. of the 17th World Congress, pp. 1048-1053, The Intl. Federation of Automatic Control, 2008.
22. H. Hanselmann, U. Kiffmeier, L. Koster, M. Meyer, and A. Rukgauer, "Production Quality Code Generation from Simulink Block Diagrams," IEEE CACSD'99, pp. 213-218, 1999.
23. M. D. Natale and V. Pappalardo, "Buffer Optimization in Multitask Implementations of Simulink Models," ACM Trans. Embed. Comput. Syst., vol. 7, no. 3, pp. 1-32, 2008.
24. P. Aronsson, P. Fritzson, and F. M. Models, "Multiprocessor Scheduling of Simulation Code from Modelica Models," 2002.
25. INRIA, "Scicos: Block diagram modeler/simulator." http://www.scicos.org/.
26. R. Cytron, "Doacross: Beyond Vectorization for Multiprocessors, " in ICPP, pp. 836-844, 1986.
27. G. Ottoni, R. Rangan, A. Stoler, and D. I. August, "Automatic thread extraction with decoupled software pipelining," in MICRO, pp. 105-118, 2005.
28. N. Vachharajani, R. Rangan, E. Raman, M. J. Bridges, G. Ottoni, and D. I. August, "Speculative Decoupled Software Pipelining," in PACT'07, pp. 49-59, IEEE Computer Society, 2007.