Optimal task scheduling by removing inter-core communication overhead for streaming applications on MPSoC

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2010, Pages 195-204

  Wang, Yi ^a   Liu, Duo ^a   Wang, Meng ^a   Qin, Zhiwei ^a   Shao, Zili ^a  

^a HONG KONG POLYTECHNIC UNIVERSITY   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION OVERHEADS; COMMUNICATION TASK; ENERGY REDUCTION; INTEGER LINEAR PROGRAMMING; OPTIMAL SOLUTIONS; REDUCTION IN ENERGY CONSUMPTION; SCHEDULABILITY; SCHEDULABILITY ANALYSIS; SCHEDULE LENGTH; SCHEDULING PROBLEM; SIMULATION RESULT; STREAMING APPLICATIONS; TASK GRAPH; TASK-SCHEDULING; UPPER BOUND;

COMMUNICATION; INTEGER PROGRAMMING; LINEARIZATION; MULTIPROCESSING SYSTEMS; MULTITASKING; OPTIMIZATION; SCHEDULING; SCHEDULING ALGORITHMS;

BENCHMARKING;

EID: 77953835625     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2010.19     Document Type: Conference Paper

References (15)

1. ARM11 MPCore microarchitecture. http://www.arm.com/products/CPUs/ ARM11MPCoreMultiprocessor.html, 2009.
2. Lp solve 5.5. http://lpsolve.sourceforge.net/5.5/, 2009.
3. J. H. Anderson and J. M. Calandrino. Parallel real-time task scheduling on multicore platforms. In RTSS '06, pages 89-100, 2006.
4. Y.-S. Chen, C.-S. Shih, and T.-W. Kuo. Dynamic task scheduling and processing element allocation for multifunction SoCs. In RTAS '07, pages 81-90, 2007.
5. R. Dick, D. Rhodes, and W. Wolf. TGFF: task graphs for free. In CODES '98, pages 97-101, 1998.
6. N. Kim, M. Ryu, S. Hong, M. Saksena, C.-H. Choi, and H. Shin. Visual assessment of a real-time system design: a case study on a CNC controller. In RTSS '96, pages 300-310, 1996.
7. C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algorithmica, 6:5-35, 1991.
8. A. Mahalanobis, B. V. K. V. Kumar, and S. R. F. Sims. Distance-classifier correlation filters for multiclass target recognition. In Applied Optics, volume 35, pages 3127-3133, 1996.
9. Z. Shao, M. Wang, Y. Chen, C. Xue, M. Qiu, L. T. Yang, and E. H. M. Sha. Real-time dynamic voltage loop scheduling for multi-core embedded systems. IEEE Transactions onCircuits and Systems II: Express Briefs, 54(5):445-449, 2007. (Pubitemid 46773799)
10. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors. In VLSID '05, pages 551-556, 2005.
11. K. S. Vallerio and N. K. Jha. Task graph extraction for embedded system synthesis. In VLSID '03, pages 480-486, 2003.
12. R. Xu, R. Melhem, and D. Mosse. Energy-aware scheduling for streaming applications on chip multiprocessors. In RTSS '07, pages 25-38, 2007.
13. C. Yang and A. Orailoglu. Towards no-cost adaptive mpsoc static schedules through exploitation of logical-to-physical core mapping latitude. In DATE '09, pages 63-69, 2009.
14. Y. Zhang, X. S. Hu, and D. Z. Chen. Task scheduling and voltage selection for energy minimization. In DAC '02, pages 183-188, 2002.
15. D. Zhu, R. Melhem, and B. R. Childers. Scheduling with dynamic voltage/speed adjustment using slack reclamation in multiprocessor real-time systems. IEEE Trans. Parallel Distrib. Syst., 14(7):686-700, 2003.