Parallel real-time task scheduling on multicore platforms

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2006, Pages 89-100

  Anderson, James H ^a   Calandrino, John M ^a  

^a UNIVERSITY OF NORTH CAROLINA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TASK SCHEDULING; WORKING SETS;

COMPUTATIONAL METHODS; MICROPROCESSOR CHIPS; PARALLEL ALGORITHMS; SCHEDULING;

REAL TIME CONTROL;

EID: 38949154099     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2006.32     Document Type: Conference Paper

References (16)

1. J. Anderson, J. Calandrino, and U. Devi. Real-time scheduling on multicore platforms. Proc. of the 12th IEEE Real-Time and Embedded Technology and Applications Symp., pp. 179-190, 2006.
2. J. Anderson and A. Srinivasan. Mixed Pfair/ERfair scheduling of asynchronous periodic tasks. JCSS, 68(1): 157-204, 2004.
3. S. Baruah, N. Cohen, C.G. Plaxton, and D. Varvel. Proportionate progress: A notion of fairness in resource allocation. Algorithmica, 15:600-625, 1996.
4. G. Blelloch and P. Gibbons. Effectively sharing a cache among threads. Proc. of the 16th ACM Symp. on Parallelism in Algs. &Archs., 2004.
5. U. Devi and J. Anderson. Tardiness bounds for global EDF scheduling on a multiprocessor. Proc. of the 26th IEEE RealTime Systems Symp., pp. 330-341, 2005.
6. C. Farivar. Intel Developers Forum roundup: four cores now, 80 cores later, http://www.engadget.com/2006/09/26/intel-developers-forum-roundup-four- cores-now-80-cores-later/2006.
7. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum. Throughput-oriented scheduling on chip multithreading systems. Technical Report TR-17-04, Division of Engineering and Applied Sciences, Harvard University, 2004.
8. A. Fedorova, M. Seltzer, and M. Smith. Cache-fair scheduling for chip multiprocessors. Manuscript, Harvard University, 2006.
9. R. Jain, C. Hughs, and S Adve. Soft real-time scheduling on simultaneous multithreaded processors. Proc. of the 23rd IEEE Real-Time Systems Symp., pp. 134-145, 2002.
10. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning on a chip multiprocessor architecture. Proc. of the 13th Int'l Conf. on Parallel Arch, and Comp. Techs., pp. 111-122, 2004.
11. S. Parekh, S. Eggers, H. Levy, and J. Lo. Thread-sensitive scheduling for SMT processors. http://www.cs.washington.edu/research/smt/.
12. L. Peng, J. Song, S. Ge, Y.-K. Chen, V. Lee, J.-K. Peir, and B. Liang. Case studies: Memory behavior of multithreaded multimedia and AI applications. Proc. of 7th Workshop on Computer Architecture Evaluation using Commercial Workloads, 2004.
13. J. Renau. SESC website, http://sesc.sourceforge.net.
14. A. Snavely, D. Tullsen, and G. Voelker. Symbiotic job scheduling with priorities for a simultaneous multithreading processor. Proc. of SIGMETRICS 2002.
15. A. Srinivasan and J. Anderson. Optimal rate-based scheduling on multiprocessors. JCSS, 72(6): 1094-1117, 2006.
16. P. Valente and G. Lipari. An upper bound to the lateness of soft real-time tasks scheduled by EDF on multiprocessors. Proc. of the 26th IEEE Real-Time Systems Symp., pp. 311-320, 2005.