Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 5, 2007, Pages 445-449

  Yang, Laurence T ^d   Qiu, Meikang ^c   Sha, Edwin H M ^c  

^a HONG KONG POLYTECHNIC UNIVERSITY   (Hong Kong)

^b SHANGHAI JIAO TONG UNIVERSITY   (China)

^c The University of Texas at Dallas   (United States)

^d ST FRANCIS XAVIER UNIVERSITY   (Canada)

Author keywords

Dynamic voltage scaling (DVS); embedded systems; loop; multicore; real time; scheduling

Indexed keywords

CONSTRAINT THEORY; DIGITAL SIGNAL PROCESSING; ENERGY UTILIZATION; OPTIMIZATION; REAL TIME SYSTEMS; SCHEDULING ALGORITHMS;

DYNAMIC VOLTAGE SCALING (DVS); LOOP SCHEDULING; MULTICORE;

EMBEDDED SYSTEMS;

EID: 34248670881     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.892215     Document Type: Article

References (16)

1. D. Shin, J. Kim, and S. Lee, “Low-energy intratask voltage scheduling using static timing analysis,” in Proc. DAC, 2001, pp. 438–443.
2. Y. Zhang, X. Hu, and D. Z. Chen, “Task scheduling and voltage selection for energy minimization,” in Proc. DAC, 2002, pp. 183–188.
3. W. C. Kwon and T. Kim, “Optimal voltage allocation techniques for dynamically variable voltage processors,” in Proc. DAC, 2003, pp. 125–130.
4. T. Ishihara and H. Yasuura, “Voltage scheduling problem for dynamically variable voltage processor,” in Proc. ISLPED, 1998, pp. 197–202.
5. J. Luo, N. K. Jha, and L.-S. Peh, “Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., to be published.
6. L. Yan, J. Luo, and N. K. Jha, “Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 7, pp. 1030–1041, Jul. 2005.
7. H. Saputra, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, J. S. Hu, C.-H. Hsu, and U. Kremer, “Energy-conscious compilation based on voltage scaling,” in Proc. LCTES'02, Jun. 2002.
8. L.-F. Chao, A. S. LaPaugh, and E.H.-M. Sha, “Rotation scheduling: A loop pipelining algorithm,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 3, pp. 229–239, Mar. 1997.
9. Mobile AMD Athlon 4 Processor Model 6 CPGA Data Sheet rev: E 2001, Rep. 24319.
10. A. Chandrakasan, S. Sheng, and R. W. Brodersen, Low-Power Digital CMOS Design. Norwell, MA: Kluwer, 1996.
11. T. D. Burd, “Energy-Efficient processor system design,” Ph.D. dissertation, Univ. of California, Berkeley, 2000.
12. B. C. Mochocki, X. S. Hu, and G. Quan, “A unified approach to variable voltage scheduling for noideal DVS processors,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 9, pp. 1370–1377, Sep. 2004.
13. C. E. Leiserson and J. B. Saxe, “Retiming synchronous circuitry,” Algorithm., vol. 6, pp. 5–35, 1991.
14. Q. Zhuge, B. Xiao, and E.H.-M. Sha, “Code size reduction technique and implementation for software-pipelined DSP applications,” ACM Trans. Embedded Comput. Syst., vol. 2, no. 4, pp. 1–24, Nov. 2003.
15. Compaq IPAQ h360 Hardware Design Specification—Version 0.2f [Online]. Available: http://www.handhelds.org/Compaq/iPAQH3600/iPAQ_3600.html
16. IA-32 Intel Architecture Optimization Reference Manual Intel, Hills-boro, OR, 2006.