|
Volumn , Issue , 2010, Pages
|
Thermo-mechanical design of a generic 0-level MEMS package using chip capping and through silicon via's
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRICAL CONNECTION;
INTERMETALLIC COMPOUNDS;
LTCC SUBSTRATES;
MECHANICAL STRESS;
MEMS PACKAGES;
PACKAGE RELIABILITY;
POLYMER DIELECTRICS;
SECOND LEVEL;
TEMPERATURE CYCLING;
THERMO-MECHANICAL DESIGN;
THERMOMECHANICAL SIMULATION;
THROUGH-SILICON-VIA;
CHIP SCALE PACKAGES;
DESIGN;
DIES;
ELECTRIC CONNECTORS;
FLIP CHIP DEVICES;
INTERMETALLICS;
MICROELECTRONICS;
MICROSYSTEMS;
PACKAGING;
PRINTED CIRCUIT BOARDS;
PRINTED CIRCUIT MANUFACTURE;
SILICON COMPOUNDS;
SOLDERING ALLOYS;
THERMOMECHANICAL TREATMENT;
STRESSES;
|
EID: 77953710772
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESIME.2010.5464539 Document Type: Conference Paper |
Times cited : (4)
|
References (7)
|