-
1
-
-
3242749566
-
-
Phd thesis, Massachusets Instutute of Tecnhology
-
R. Pappu, "Physical one-way functions," Phd thesis, Massachusets Instutute of Tecnhology, 2001.
-
(2001)
Physical One-way Functions
-
-
Pappu, R.1
-
2
-
-
51749083449
-
Physical Unclonable Function with Tristate Buffers
-
E. Ozturk, G. Hammouri, and B. Sunar, "Physical Unclonable Function with Tristate Buffers," in Proc. ISCAS'08, pp. 3194-3197, 2008.
-
(2008)
Proc. ISCAS'08
, pp. 3194-3197
-
-
Ozturk, E.1
Hammouri, G.2
Sunar, B.3
-
3
-
-
34547307341
-
Physical unclonable functions for device authentication and secret key generation
-
G. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation" in Proc. DAC'07, pp. 9?4, 2007.
-
(2007)
Proc. DAC'07
, pp. 94
-
-
Suh, G.1
Devadas, S.2
-
4
-
-
84939573910
-
Differential Power Analysis
-
P. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Lecture Notes in Computer Science, vol. 1666, pp. 388.397, 1999.
-
(1999)
Lecture Notes in Computer Science
, vol.1666
-
-
Kocher, P.1
Jaffe, J.2
Jun, B.3
-
5
-
-
21944448367
-
An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks
-
G. B. Ratanpal, R. D. Williams, and T. N. Blalock, "An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks," IEEE Transactions on Dependable and Secure Computing, vol. 1, no. 3, pp. 179.188, 2004.
-
(2004)
IEEE Transactions on Dependable and Secure Computing
, vol.1
, Issue.3
-
-
Ratanpal, G.B.1
Williams, R.D.2
Blalock, T.N.3
-
6
-
-
84943632039
-
Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS, and Other Systems
-
P. C. Kocher, "Timing Attacks on Implementations of Diffe-Hellman, RSA, DSS, and Other Systems," Lecture Notes in Computer Science, vol. 1109, pp. 104.113, 1996.
-
(1996)
Lecture Notes in Computer Science
, vol.1109
-
-
Kocher, P.C.1
-
8
-
-
85077688405
-
Active hardware metering for intellectual property protection and security
-
Y. Alkabani and F. Koushanfar, "Active hardware metering for intellectual property protection and security," in Proc. USENIX Security, pp. 291-306, 2007.
-
(2007)
Proc. USENIX Security
, pp. 291-306
-
-
Alkabani, Y.1
Koushanfar, F.2
-
9
-
-
70449096107
-
Reconfigurable Physical Unclonable Functions?Enabling Technology for Tamper-Resistant Storage
-
K. Kursawe, A. Sadeghi, D. Schellekens, B. Skoric and P. Tuyls, "Reconfigurable Physical Unclonable Functions ?Enabling Technology for Tamper-Resistant Storage," in Proc. IEEE International Workshop on Hardware Oriented Security and Trust, pp. 22-29, 2009.
-
(2009)
Proc. IEEE International Workshop on Hardware Oriented Security and Trust
, pp. 22-29
-
-
Kursawe, K.1
Sadeghi, A.2
Schellekens, D.3
Skoric, B.4
Tuyls, P.5
-
10
-
-
33750726983
-
Read-Proof Hardware from Protective Coatings
-
P. Tuyls, G. Schrijen, B. Skoric, J. Geloven, N. Verhaegh and R. Wolters, "Read-Proof Hardware from Protective Coatings " in Proc. CHES'06, pp. 369-383, 2006.
-
(2006)
Proc. CHES'06
, pp. 369-383
-
-
Tuyls, P.1
Schrijen, G.2
Skoric, B.3
Geloven, J.4
Verhaegh, N.5
Wolters, R.6
-
11
-
-
38049015807
-
FPGA intrinsic PUFs and their use for IP protection
-
J. Guajardo, S. Kumar, G. Schrigen, P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection " in Proc. CHES'07, pp. 63-80, 2007.
-
(2007)
Proc. CHES'07
, pp. 63-80
-
-
Guajardo, J.1
Kumar, S.2
Schrigen, G.3
Tuyls, P.4
-
13
-
-
70449112057
-
A D igital 1.6 PJ/bit Chip Identification Circuit Using Process Variations
-
Y. Su, J. Holleman and B. Otis, "A D igital 1.6 PJ/bit Chip Identification Circuit Using Process Variations" in Proc. ISSCC'07, pp. 15-17, 2007.
-
(2007)
Proc. ISSCC'07
, pp. 15-17
-
-
Su, Y.1
Holleman, J.2
Otis, B.3
-
14
-
-
51849144293
-
The butterfly PUF: Protecting IP one every PFGA
-
S. Kumar, J. Guajardo, R. Maes, G. Schrijen and P. Tuyls, "The butterfly PUF: Protecting IP one every PFGA" in Proc. IEEE International Workshop on Hardware Oriented Security and Trust, 2008.
-
Proc. IEEE International Workshop on Hardware Oriented Security and Trust, 2008
-
-
Kumar, S.1
Guajardo, J.2
Maes, R.3
Schrijen, G.4
Tuyls, P.5
-
15
-
-
77953111090
-
Concurrency and Computation: Practice and Experience
-
chapter John Wiley & Sons
-
B. Gassend, D. Lim, D. Clarke, M. van Dijk, and S. Devadas, "Concurrency and Computation: Practice and Experience, volume 16, chapter Identification and authentication of integrated circuits" John Wiley & Sons, 2004.
-
(2004)
Identification and Authentication of Integrated Circuits
, vol.16
-
-
Gassend, B.1
Lim, D.2
Clarke, D.3
Van Dijk, M.4
Devadas, S.5
-
16
-
-
49049105769
-
Design and implementation of PUF-based unclonable RFID ICs for anti-counterfeiting and security applications
-
S. Devadas, E. Suh, S. Paral, R. Sowell, T. Ziola, and V. Khandelwal, "Design and implementation of PUF-based unclonable RFID ICs for anti-counterfeiting and security applications" in Proc. IEEE International Conference on RFID 2008, pp. 58?4, 2008.
-
(2008)
Proc. IEEE International Conference on RFID 2008
, pp. 584
-
-
Devadas, S.1
Suh, E.2
Paral, S.3
Sowell, R.4
Ziola, T.5
Khandelwal, V.6
-
18
-
-
0003850954
-
-
2nd Edition Englewood Cliffs, NJ:Prentice-Hall
-
J. Rabaey, A. Chandrakasan and B. Nikolic, "Digital Integrated Circuits (2nd Edition)" Englewood Cliffs, NJ:Prentice-Hall, pp. 199?02, 2002.
-
(2002)
Digital Integrated Circuits
, pp. 19902
-
-
Rabaey, J.1
Chandrakasan, A.2
Nikolic, B.3
-
20
-
-
77953094711
-
-
Synopsys Inc Version 2008.03, Synopsys, Inc
-
Synopsys Inc., "User Manuals for SYNOPSYS Toolset Version 2008.03," Synopsys, Inc., 2008.
-
(2008)
User Manuals for SYNOPSYS Toolset
-
-
-
22
-
-
34547623904
-
Physically Unclonable Function -Based Security and Privacy in RFID Systems
-
L. Bolotnyy and G. Robins, "Physically Unclonable Function -Based Security and Privacy in RFID Systems," Pervasive Computing and Communications, pp. 211-220, 2007.
-
(2007)
Pervasive Computing and Communications
, pp. 211-220
-
-
Bolotnyy, L.1
Robins, G.2
-
24
-
-
0033893062
-
Estimation of Switching Noise on Power Supply Lines in Deep Sub-micro CMOS circuits
-
S. Zhao and K. Roy, "Estimation of Switching Noise on Power Supply Lines in Deep Sub-micro CMOS circuits," in Proc. Thirteenth Int. Conf. on VLSI Design, pp. 168-173, 2000
-
(2000)
Proc. Thirteenth Int. Conf. on VLSI Design
, pp. 168-173
-
-
Zhao, S.1
Roy, K.2
-
25
-
-
0034512340
-
Test Generation for Crosstalk-Induced Faults: Framework and Computational Results
-
W. Chen, S. Gupta and M. Breuer, "Test Generation for Crosstalk-Induced Faults: Framework and Computational Results," in Proc. Asian Test Conf. (ATS?0), pp. 305-310, 2000.
-
(2000)
Proc. Asian Test Conf. (ATS?0)
, pp. 305-310
-
-
Chen, W.1
Gupta, S.2
Breuer, M.3
-
26
-
-
77953114412
-
-
Online. Available
-
"ISCAS?9 Benchmarks," 1989. [Online]. Available: http://www.fm.vslib.cz/kes/asic/iscas
-
(1989)
ISCAS?9 Benchmarks
-
-
|