Delay-hiding energy management mechanisms for DRAM

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2010, Pages

  Bi, Mingsong ^a   Duan, Ran ^a   Gniady, Chris ^a  

^a UNIVERSITY OF ARIZONA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RANDOM ACCESS STORAGE; ENERGY CONSERVATION; ENERGY UTILIZATION; MEMORY ARCHITECTURE; POWER MANAGEMENT; SUPERCOMPUTERS;

DATA-INTENSIVE APPLICATION; LOW POWER STATE; MANAGEMENT MECHANISMS; MEMORY ENERGIES; MEMORY SUBSYSTEMS; PERFORMANCE DEGRADATION; PHYSICAL MEMORY; REDUCE ENERGY CONSUMPTION;

CACHE MEMORY;

EID: 77952573046     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/hpca.2010.5416646     Document Type: Conference Paper

References (18)

1. A. R. Butt, C. Gniady, and Y. C. Hu. The performance impact of kernel prefetching on buffer cache replacement algorithms. In SIGMETRICS, 2005.
2. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Hardware and software techniques for controlling dram power modes. IEEE Transactions on Computers, 2001.
3. V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Scheduler-based dram energy management. In DAC, 2002.
4. EMC. Emc symmetrix dmx 3000 specification sheet., April 2005. http://www.emc.com/products/systems/symmetrix/symmetri-DMX1000/pdf/DMX3000.pdf.
5. X. Fan, C. Ellis, and A. Lebeck. Memory controller policies for dram power management. In ISLPED, 2001.
6. H. Huang, P. Pillai, and K. G. Shin. Design and implementation of power-aware virtual memory. In ATEC, 2003.
7. H. Huang, K. G. Shin, C. Lefurgy, and T. Keller. Improving energy efficiency by making dram less randomly accessed. In ISLPED, 2005.
8. H. Huang, K. G. Shin, C. Lefurgy, K. Rajamani, T. W. Keller, E. V. Hensbergen, and F. L. R. III. Software-hardware cooperative power management for main memory. In PACS. Springer, 2004.
9. A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. SIGPLAN Not., 2000.
10. M. Lee, E. Seo, J. Lee, and J.-s. Kim. Pabc: Power-aware buffer cache management for low power consumption. IEEE Transactions on Computers, 2007.
11. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. W. Keller. Energy management for commercial servers. Computer, 2003.
12. X. Li, Z. Li, Y. Zhou, and S. Adve. Performance directed energy management for main memory and disks. Transactions on Storage, 2005.
13. Micron. http://download.micron.com/pdf/datasheets/dram/ddr2/1GbDDR2.pdf.
14. Micron. http://download.micron.com/pdf/technotes/ddr2/TN4704.pdf.
15. Micron. http://download.micron.com/downloads/misc/ddr2-power-calc-web. xls.
16. V. Pandey,W. Jiang, Y. Zhou, and R. Bianchini. Dma-aware memory energy management. In HPCA, 2006.
17. J. Pisharath and A. Choudhary. An integrated approach to reducing power dissipation in memory hierarchies. In CASES, 2002.
18. J. Yue, Y. Zhu, and Z. Cai. An energy-oriented evaluation of buffer cache algorithms using parallel i/o workloads. IEEE Transactions on Parallel and Distributed Systems, 2008.