PABC: Power-aware buffer cache management for low power consumption

IEEE Transactions on Computers

Volumn 56, Issue 4, 2007, Pages 488-501

  Lee, Min ^a   Seo, Euiseong ^b   Lee, Joonwon ^b   Kim, Jin Soo ^b  

^a Georgia Institute of Technology   (United States)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Buffer cache; Energy management; PAVM; SDRAM

Indexed keywords

COMPUTER OPERATING SYSTEMS; COMPUTER SYSTEMS; DYNAMIC RANDOM ACCESS STORAGE; ENERGY MANAGEMENT; ENERGY UTILIZATION; STATIC RANDOM ACCESS STORAGE;

BUFFER CACHE; MEMORY MANAGEMENT SCHEME; MEMORY UNITS; USER ADDRESS SPACES;

BUFFER STORAGE;

EID: 34047164484     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2007.1008     Document Type: Article

References (11)

1. V. Delaluz et al., "Hardware and Software Techniques for Controlling DRAM Power Modes," IEEE Trans. Computers, vol. 50, no. 11, pp. 1154-1173, Nov. 2001.
2. V. Delaluz et al., "Scheduler-Based DRAM Energy Management," Proc. 39th Design Automation Conf., 2002.
3. X. Fan, C.S. Ellis, and A.R. Lebeck, "Memory Controller Policies for DRAM Power Management," Proc. Int'l Symp. Low Power Electronics and Design, 2001.
4. H. Huang, C. Lefurgy, T. Keller, and K.G. Shin, "Memory Traffic Reshaping for Energy-Efficient Memory," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '05), pp. 393-398, Aug. 2005.
5. H. Huang, P. Pillai, and K.G. Shin, "Design and Implementation of Power-Aware Virtual Memory," Proc. USENIX Ann. Technical Conf., pp. 57-70, 2003.
6. H. Huang et al., "Cooperative Software-Hardware Power Management for Main Memory," Proc. Workshop Power-Aware Computer Systems, Dec. 2004.
7. S. Jiang, X.N. Ding, F. Chen, E.H. Tan, and X.D. Zhang, "DULO: An Effective Buffer Cache Management Scheme to Exploit Both Temporal and Spatial Localities," Proc. Fourth USENIX Conf. File and Storage Technologies (FAST '05), Dec. 2005.
8. J.M. Kim, J. Choi, J. Kim, S.H. Noh, S.L. Min, Y. Cho, and C.S. Kim, "A Low-Overhead High-Performance Unified Buffer Management Scheme that Exploits Sequential and Looping References," Proc. Operating Systems Design and Implementation (OSDI), Oct. 2000.
9. A.R. Lebeck et al., "Power Aware Page Allocation," Proc. Architectural Support for Programming Languages and Operating Systems, pp. 105-116, 2000.
10. C. Lefurgy, K. Rajamani, F. Rawson, W. Felter, M. Kistler, and T. Keller, "Energy Management for Commercial Servers," Computer, vol. 36, no. 12, pp. 39-48, Dec. 2003.
11. Q.B. Zhu and Y.Y. Zhou, "Power Aware Storage Cache Management," IEEE Trans. Computers, vol. 54, no. 5, pp. 587-602, May 2005.