Scheduling back-end operations in semiconductor manufacturing

IEEE Transactions on Semiconductor Manufacturing

Volumn 23, Issue 2, 2010, Pages 210-220

  Deng, Yumin ^a   Bard, Jonathan F ^a   Chacon, G Rodolfo ^b   Stuber, John ^b  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

Lot dispatching; Machine setup; Optimization; Reactive GRASP; Semiconductor assembly and test

Indexed keywords

CUSTOMER EXPECTATION; CYCLE TIME; EFFECTIVE TOOL; FEASIBLE SOLUTION; GREEDY RANDOMIZED ADAPTIVE SEARCH PROCEDURE; HIGH THROUGHPUT; HIGH-QUALITY SOLUTIONS; IN-PHASE; LOT DISPATCHING; MACHINE SETUP; MIXED-INTEGER PROGRAMS; MONTE CARLO SIMULATION; NEIGHBORHOOD SEARCH; NEW MODEL; REACTIVE GRASP; SEMICONDUCTOR ASSEMBLY; SEMICONDUCTOR MANUFACTURERS; SEMICONDUCTOR MANUFACTURING; SOLUTION METHODOLOGY;

COMPETITION; COMPUTER SIMULATION; LINEAR PROGRAMMING; LINEARIZATION; MONTE CARLO METHODS; OPTIMIZATION; SEMICONDUCTOR DEVICE MANUFACTURE; TOOLS;

INTEGER PROGRAMMING;

EID: 77951983322     PISSN: 08946507     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSM.2010.2041399     Document Type: Conference Paper

References (16)

1. R. C. Leachman, "Application of mathematical optimization to semiconductor production planning," in Handbook of Applied Optimization, M. Resende and P. Pardolos, Eds. New York: Oxford Univ. Press, 2002, pp. 746-762.
2. T. C. Chiang, Y. S. Shen, and L. C. Fu, "A new paradigm for rule-based scheduling in the wafer probe centre," Int. J. Prod. Res., vol.46, no.15, pp. 4111-4133, 2008.
3. R. C. Leachman, K. Jeenyoung, and V. Lin, "SLIM: Short cycle time and low inventory in manufacturing at Samsung electronics," Interfaces, vol.32, no.1, pp. 61-77, 2002.
4. R. C. Leachman and T. Carmon (Freed), "On capacity modeling for production planning with alternative machine types," IIE Trans. Scheduling Logist., vol.24, no.4, pp. 62-72, 1992.
5. M. L. Pinedo, Scheduling Theory, Algorithms, and Systems, 3rd ed. New York: Springer, 2008.
6. D. M. Chiang, R.-S. Guo, and F.-Y. Pai, "Improved customer satisfaction with a hybrid dispatching rule in semiconductor back-end factories," Int. J. Prod. Res., vol.46, no.17, pp. 4903-4923, 2008.
7. T. A. Feo and M. G. C. Resende, "Greedy randomized adaptive search procedures," J. Global Optimiz., vol.6, pp. 109-134, 1995.
8. M. Fischetti and A. Lodi, "Local branching," Math. Program., vol.98, no.1, pp. 23-47, 2003.
9. P. Van Zant, Microchip Fabrication: A Practical Guide to Semiconductor Processing, 4th ed. New York: McGraw-Hill, 2000.
10. T. Freed, K. H. Doerr, and T. Chang, "In-house development of scheduling decision support systems: Case study for scheduling semiconductor device test operations," Int. J. Prod. Res., vol.45, no.21, pp. 5075-5093, 2006.
11. K. Knutson, K. Kempf, J. W. Fowler, and M. Carlyle, "Lot-to-order matching for a semiconductor assembly and test facility," IIE Trans. Scheduling Logist., vol.31, no.11, pp. 1103-1111, 1999.
12. Y. Song, M. T. Zhang, J. Yi, L. Zhang, and L. Zheng, "Bottleneck station scheduling in semiconductor assembly and test manufacturing using ant colony optimization," IEEE Trans. Autom. Sci. Eng., vol.4, no.4, pp. 569-578, 2007.
13. M. T. Zhang, S. Niu, S. Deng, Z. Zhang, Q. Li, and L. Zheng, "Hierarchical capacity planning with reconfigurable kits in global semiconductor assembly and test manufacturing," IEEE Trans. Autom. Sci. Eng., vol.4, no.4, pp. 543-552, 2007.
14. J. F. Bard and S. Rojanasoonthon, "A branch and price algorithm for parallel machine scheduling with time windows and job priorities," Naval Res. Logist., vol.53, no.1, pp. 24-44, 2006.
15. Y. Deng, "Combing mathematical programming and enhanced GRASP metaheuristics: An application to semiconductor manufacturing," Ph.D. dissertation, Graduate Program in Operat. Res. Indust. Eng., The Univ. Texas, Austin, 2009.
16. M. Paris and C. C. Ribeiro, "Reactive GRASP: An application to a matrix decomposition problem in TDMA traffic assignment," INFORMS J. Comput., vol.12, no.3, pp. 164-176, 1999.