메뉴 건너뛰기




Volumn 31, Issue 11, 1999, Pages 1103-1111

Lot-to-order matching for a semiconductor assembly and test facility

Author keywords

[No Author keywords available]

Indexed keywords

HEURISTIC METHODS; INDUSTRIAL MANAGEMENT; INTEGER PROGRAMMING; INTEGRATED CIRCUIT MANUFACTURE; INVENTORY CONTROL; LINEAR PROGRAMMING; MARKETING; SCHEDULING; STORAGE (MATERIALS);

EID: 0033350351     PISSN: 0740817X     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1007635927265     Document Type: Article
Times cited : (32)

References (15)
  • 3
    • 33749899643 scopus 로고    scopus 로고
    • D. (1996) AutoPlan: planning and scheduling semiconductor assembly/test operations using simulation. Unpublished paper presented at SEMICON West 1996.
    • Smith, S.P., Keng, N., Soto, L., Bautista, C., Skinner, J. and Burdett, D. (1996) AutoPlan: planning and scheduling semiconductor assembly/test operations using simulation. Unpublished paper presented at SEMICON West 1996.
    • Keng, N., Soto, L., Bautista, C., Skinner, J. and Burdett
    • Smith, S.P.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.