Efficient multi-ported memories for FPGAs

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2010, Pages 41-50

  LaForest, Charles Eric ^a   Steffan, J Gregory ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

FPGA; Memory; Multi port; Parallel

Indexed keywords

ARBITRARY NUMBER; AREA REDUCTION; BLOCK RAMS; CONVENTIONAL APPROACH; DESIGN SPACES; MEMORY LOCATIONS; MULTI-PORT; NEW DESIGN; OPERATING FREQUENCY; RANDOM ACCESS; SPEED IMPROVEMENT;

LOGIC GATES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77951616343     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1723112.1723122     Document Type: Conference Paper

References (17)

1. PLUS Devices. http://www.actel.com/documents/APA-MultiPort-AN.pdf, July 2003. Application Note AC176, Accessed Sept. 2009.
2. Mercury Programmable Logic Device Family Data Sheet. http://www.altera. com/literature/ds/dsmercury.pdf, Jan 2003. Version 2.2, Accessed Sept. 2009.
3. Stratix III Device Handbook Volume1, Chapter 4: TriMatrix Embedded Memory Blocks in Stratix III Devices. http://www.altera.com/literature/hb/stx3/stx3- siii51004.pdf, May 2008. Version 1.8, Accessed Sept. 2009.
4. Advanced Synthesis Cookbook: A Design Guide for Stratix II, Stratix III, and Stratix IV Devices. http://www.altera.com/literature/manual/stx-cookbook. pdf, July 2009. Version 5.0, Accessed Nov. 2009.
5. Nios II Performance Benchmarks. http://www.altera.com/literature/ds/ds- nios2-perf.pdf, June 2009. Version 4.0, Accessed Sept. 2009.
6. Nios II Processor Reference Handbook. http://www.altera.com/literature/ hb/nios2/n2cpu-nii5v1.pdf, March 2009. Version 9.0, Accessed Sept. 2009.
7. CARLI, R. Flexible MIPS Soft Processor Architecture. Tech. rep., Massachusetts Institute of Technology, Computer Science and Artificial Intelligence Laboratory, June 2008.
8. FORT, B., CAPALIJA, D., VRANESIC, Z., AND BROWN, S. A Multithreaded Soft Processor for SoPC Area Reduction. In IEEE Symposium on Field-Programmable Custom Computing Machines (April 2006), pp. 131-142.
9. JONES, A. K., HOARE, R., KUSIC, D., FAZEKAS, J., AND FOSTER, J. An FPGA-based VLIW processor with custom hardware execution. In International Symposium on Field-Programmable Gate Arrays (2005).
10. LABRECQUE, M., AND STEFFAN, J. Improving Pipelined Soft Processors with Multithreading. In International Conference on Field Programmable Logic and Applications (Aug. 2007), pp. 210-215.
11. MANJIKIAN, N. Design Issues for Prototype Implementation of a Pipelined Superscalar Processor in Programmable Logic. In PACRIM 2003: IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (Aug. 2003), vol. 1, pp. 155-158 vol.1.
12. MOUSSALI, R., GHANEM, N., AND SAGHIR, M. Microarchitectural Enhancements for Configurable Multi-Threaded Soft Processors. In International Conference on Field Programmable Logic and Applications (Aug. 2007), pp. 782-785.
13. MOUSSALI, R., GHANEM, N., AND SAGHIR, M. A. R. Supporting multithreading in configurable soft processor cores. In CASES '07: Proceedings of the 2007 international conference on Compilers, Architecture, and Synthesis for Embedded Systems (New York, NY, USA, 2007), ACM, pp. 155-159.
14. SAGHIR, M., AND NAOUS, R. A Configurable Multi-ported Register File Architecture for Soft Processor Cores. In ARC 2007: Proceedings of the 2007 International Workshop on Applied Reconfigurable Computing (March 2007), Springer-Verlag, pp. 14-25.
15. SAGHIR, M. A. R., EL-MAJZOUB, M., AND AKL, P. Datapath and ISA Customization for Soft VLIW Processors. In ReConFig 2006: IEEE International Conference on Reconfigurable Computing and FPGAs (Sept. 2006), pp. 1-10.
16. SAWYER, N., AND DEFOSSEZ, M. Quad-Port Memories in Virtex Devices. http://www.xilinx.com/support/documentation/application-notes/xapp228.pdf, September 2002. XAPP228 (v1.0), Accessed Sept. 2009.
17. YIANNACOURAS, P., STEFFAN, J. G., AND ROSE, J. Application-specific customization of soft processor microarchitecture. In FPGA '06: Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field Programmable Gate Arrays (New York, NY, USA, 2006), ACM, pp. 201-210.