SMT-based stimuli generation in the SystemC verification library

2009 Forum on Specification and Design Languages, FDL 2009

Volumn , Issue , 2009, Pages

  Wille, Robert ^a   Große, Daniel ^a   Haedicke, Finn ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

Constraint based random simulation; SAT Modulo Theories; SystemC verification library

Indexed keywords

CONSTRAINT-BASED; MODULO THEORIES; RANDOM SIMULATION; SYSTEMC VERIFICATIONS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BINARY DECISION DIAGRAMS; DESIGN; LINGUISTICS; PROGRAMMABLE LOGIC CONTROLLERS; QUERY LANGUAGES; SPECIFICATIONS;

SYSTEMS ANALYSIS;

EID: 77951588560     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. J. Yuan, A. Aziz, C. Pixley, and K. Albin, "Simplifying boolean constraint solving for random simulation-vector generation," IEEE Trans. on CAD, vol. 23, no. 3, pp. 412-420, 2004.
2. J. Bergeron, Writing Testbenches Using System Verilog. Springer, 2006.
3. J. Yuan, C. Pixley, and A. Aziz, Constraint-based Verification. Springer, 2006.
4. R. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. on Comp., vol. 35, no. 8, pp. 677-691, 1986. (Pubitemid 16629996)
5. A. Armando, J. Mantovani, and L. Platania, "Bounded model checking of software using SMT solvers instead of SAT solvers," in SPIN, 2006, pp. 146-162. (Pubitemid 44019623)
6. S. K. Lahiri, R. Nieuwenhuis, and A. Oliveras, "SMT techniques for fast predicate abstraction," in Computer Aided Verification, 2006, pp. 424-437. (Pubitemid 44560896)
7. Z. Zeng, K. R. Talupuru, and M. J. Ciesielski, "Functional test generation based on word-level SAT," Journal of Systems Architecture, vol. 51, no. 8, pp. 488-511, 2005. (Pubitemid 40972888)
8. N. Eén and N. Sörensson, "An extensible SAT solver," in SAT 2003, 2003, pp. 502-518.
9. "The Satisfiability Modulo Theories Competition (SMT-COMP)," www.smtcomp.org, 2008.
10. H. Kim, H. Jin, K. Ravi, P. Spacek, J. Pierce, B. Kurshan, and F. Somenzi, "Application of formal word-level analysis to constrained random simulation," in Computer Aided Verification, 2008, pp. 487-490.
11. S. Plaza, I. Markov, and V. Bertacco, "Random stimulus generation using entropy and XOR constraints," in Design, Automation and Test in Europe, 2008, pp. 664-669.
12. N. Kitchen and A. Kuehlmann, "Stimulus Generation for Constrainted Random Simulation," in Int'l Conf. on CAD, 2007, pp. 258-265.
13. SystemC Verification Standard Specification Version 1.0e, SystemC Verification Working Group, http://www.systemc.org.
14. J. Rose and S. Swan, "SCV Randomization Version 1.0," 2003.
15. C. N. Ip and S. Swan, "A Tutorial Introduction on the New SystemC Verification Standard," White Paper, 2003.
16. Functional Specification for SystemC 2.0, Synopsys Inc., CoWare Inc., and Frontier Design Inc., http://www.systemc.org.
17. IEEE Standard SystemC Language Reference Manual, IEEE Std. 1666, 2005.
18. D. Große, R. Ebendt, and R. Drechsler, "Improvements for constraint solving in the SystemC verification library," in ACM Great Lakes Symposium on VLSI, 2007, pp. 493-496. (Pubitemid 47469785)
19. D. Große, R. Wille, R. Siegmund, and R. Drechsler, "Contradiction analysis for constraint-based random simulation," in Forum on Specification and Design Languages, 2008, pp. 130-135.
20. F. Somenzi, CUDD: CU Decision Diagram Package Release 2.3.0. University of Colorado at Boulder, 1998.
21. M. Davis, G. Logeman, and D. Loveland, "A machine program for theorem proving," Comm. of the ACM, vol. 5, pp. 394-397, 1962.
22. J. Marques-Silva and K. Sakallah, "GRASP: A search algorithm for propositional satisfiability," IEEE Trans. on Comp., vol. 48, no. 5, pp. 506-521, 1999.
23. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver," in Design Automation Conf., 2001, pp. 530-535. (Pubitemid 32841010)
24. M. Bozzano, R. Bruttomesso, A. Cimatti, T. Junttila, P. Rossum, S. Schulz, and R. Sebastiani, "The MathSAT 3 System," in Int. Conf. on Automated Deduction, 2005, pp. 315-321.
25. B. Dutertre and L. Moura, "A Fast Linear-Arithmetic Solver for DPLL(T)," in Computer Aided Verification, 2006, pp. 81-94. (Pubitemid 44560868)
26. V. Ganesh and D. L. Dill, "A decision procedure for bit-vectors and arrays." in Computer Aided Verification, 2007, pp. 519-531.
27. R. Brummayer and A. Biere, "Boolector: An efficient SMT solver for bit-vectors and arrays," in Tools and Algorithms for the Construction and Analysis of Systems, 2009, pp. 174-177.
28. S. Deng, J. Bian, W. Wu, X. Yang, and Y. Zhao, "EHSAT: An efficient RTL satisfiability solver using an extended DPLL procedure." in Design Automation Conf., 2007, pp. 588-593. (Pubitemid 47130033)
29. R. Wille, G. Fey, D. Große, S. Eggersglüß, and R. Drechsler, "Sword: A SAT like prover using word level information," in VLSI of System-on-Chip, 2007, pp. 88-93.
30. J. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz, "Modeling design constraints and biasing in simulation using BDDs," in Int'l Conf. on CAD, 1999, pp. 584-590. (Pubitemid 30560682)
31. R. Bryant, "On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication," IEEE Trans. on Comp., vol. 40, pp. 205-213, 1991.