EHSAT: An efficient RTL satisfiability solver using an extended DPLL procedure

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 588-593

  Deng, Shujun ^a   Bian, Jinian ^a   Wu, Weimin ^a   Yang, Xiaoqing ^a   Zhao, Yanni ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Conflict analysis; Constraint propagation; Design verification; Satisfiability

Indexed keywords

BRANCH AND BOUND METHOD; CONSTRAINT THEORY; FORMAL LOGIC; LEARNING SYSTEMS; PROBLEM SOLVING;

CONFLICT ANALYSIS; CONSTRAINT PROPAGATION; DESIGN VERIFICATION; SATISFIABILITY;

BOOLEAN ALGEBRA;

EID: 34547321202     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375232     Document Type: Conference Paper

References (16)

1. J.P. Marques-Silva and K.A. Sakallah, "Boolean Satisfiability in Electronic Design Automation," in Proc. of DAC'00. 2000, 675-680.
2. M.R. Prasad, A. Biere, and A. Gupta, "A survey of recent advances in SAT-based formal verification," International Journal on Software Tools for Technology Transfer (STTT), 7, 2. 2005, 156-173.
3. J.P. Marques-Silva and K.A. Sakallah, "GRASP-A New Search Algorithm for Satisfiability," in Proc. of ICCAD'96. 1997, 220-227.
4. M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an Efficient SAT Solver," in Proc. of DAC'01. 2001, 530-535.
5. N. Eén and N. Sörensson, "An extensible SAT solver," in Proc. of International Conference on Theory and Applications of Satisfiability Testing. 2003, 502-518.
6. F. Fallah, S. Devadas, and K. Keutzer, "Functional vector generation for HDL models using linear programming and Boolean satisfiability," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20, 8. 2001, 994-1002.
7. Z. Zeng, P. Kalla, and M. Ciesielski, "LPSAT: A Unified Approach to RTL Satisfiability," in Proc. of DATE'01. 2001, 398-402.
8. B. Dutertre and L. Moura, "System Description: Yices 1.0," SMT-COMP'06. 2006.
9. R.E. Bryant, S.K. Lahiri, and S.A. Seshia, "Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions," in Proc. of CAV'02. 2002, 78-92.
10. C. Barrett, D. Dill, and J. Levitt, "Validity checking for combinations of theories with equality," in Proc. of FMCAD. 1996, 187-201.
11. M. Davis, G. Logeland, and D. Loveland, "A Machine Program for Theorem Proving," Communications of the ACM. 1962.
12. G. Parthasarathy, M.K. Iyer, K.-T. Cheng, and Li.C. Wang, "An Efficient Finite-Domain Constraint Solver for Circuits," in Proc. of DAC'04. 2004, 212-217.
13. G. Parthasarathy, M. K. Iyer, K.-T. Cheng, and F. Brewer, "Structural Search for RTL with Predicate Learning," in Proc. of DAC'05. 2005, 451-456.
14. L. Zhang, and C. Madigan, M. Moskewicz, and S. Malik, "Efficient Conflict Driven Learning in a Boolean Satisfiability Solver," in Proc. of ICCAD'01. 2001, 279-285.
15. SMT-COMP'06: http://www.csl.sri.com/users/demoura/smtcomp/
16. GLPK: http://www.gnu.org/software/glpk/