Contradiction analysis for constraint-based random simulation

Proceedings - 2008 Forum on Specification, Verification and Design Languages, FDL'08

Volumn , Issue , 2008, Pages 130-135

  Große, Daniel ^a   Wille, Robert ^a   Siegmund, Robert ^b   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

^b IBM MICROELECTRONICS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT SOLVING; CONSTRAINT SPECIFICATIONS; CONSTRAINT-BASED; CONTRADICTION ANALYSIS; CORNER CASE; DRESDENS; INDUSTRIAL DESIGN; QUALITY OF DESIGN; RANDOM SIMULATION; ROOT CAUSE; SYSTEMC; TEST SCENARIO; TIME-CONSUMING PROCESS; VERIFICATION ENGINEERS; VERIFICATION ENVIRONMENT;

SPECIFICATIONS; TEST FACILITIES; TESTING;

LOGIC DESIGN;

EID: 67650499135     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FDL.2008.4641434     Document Type: Conference Paper

References (24)

1. R. R. Bakker, F. Dikker, F. Tempelman, and P. M. Wognum. Diagnosing and solving over-determined constraint satisfaction problems. In International Joint Conference on Artificial Intelligence, pages 276-281, 1993.
2. J. Bergeron. Writing Testbenches Using SystemVerilog. Springer, 2006.
3. R. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 35(8):677-691, 1986.
4. R. Dechter, K. Kask, E. Bin, and R. Emek. Generating random solutions for constraint satisfaction problems. In Eighteenth national conference on Artificial intelligence, pages 15-21, 2002.
5. E. Goldberg and Y. Novikov. Verification of proofs of unsatisfiability for CNF formulas. In Design, Automation and Test in Europe, pages 10886-10891, 2003.
6. D. Große, R. Ebendt, and R. Drechsler. Improvements for constraint solving in the SystemC verification library. In ACM Great Lakes Symposium on VLSI, pages 493-496, 2007.
7. J. Huang. Mup: a minimal unsatisfiability prover. In ASP Design Automation Conf., pages 432-437, 2005.
8. IEEE Std. 1666. IEEE Standard SystemC Language Reference Manual, 2005.
9. IEEE Std. 1800. IEEE SystemVerilog, 2005.
10. C. N. Ip and S. Swan. A tutorial introduction on the new SystemC verification standard. White paper, 2003.
11. M. A. Iyer. Race: A word-level ATPG-based constraints solver system for smart random simulation. Int'l Test Conf., pages 299-308, 2003.
12. N. Kitchen and A. Kuehlmann. Stimulus generation for constrainted random simulation. In Int'l Conf. on CAD, pages 258-265, 2007.
13. M. H. Liffiton and K. A. Sakallah. On finding all minimally unsatisfiable subformulas. In Theory and Applications of Satisfiability Testing, pages 173-186, 2005.
14. M. N. Mneimneh, I. Lynce, Z. S. Andraus, J. P. Marques-Silva, and K. A. Sakallah. A branch and bound algorithm for extracting smallest minimal unsatisfiable formulas. In Theory and Applications of Satisfiability Testing, pages 467-474, 2005.
15. Y. Oh, M. Mneimneh, Z. Andraus, K. Sakallah, and I. Markov. Amuse: A minimally-unsatisfiable subformula extractor. In Design Automation Conf., pages 518-523, 2004.
16. T. Petit, J.-C. Régin, and C. Bessière. Specific filtering algorithms for over-constrained problems. In International Conference on Principles and Practice of Constraint Programming, pages 451-463, 2001.
17. J. Rose and S. Swan. SCV randomization version 1.0. 2003.
18. F. Somenzi. CUDD: CU Decision Diagram Package Release 2.3.0. University of Colorado at Boulder, 1998.
19. Synopsys Inc., CoWare Inc., and Frontier Design Inc., http://www.systemc.org. Functional Specification for SystemC 2.0.
20. SystemC Verification Working Group, http://www.systemc.org. SystemC Verification Standard Specification Version 1.0e.
21. J. Yuan, A. Aziz, C. Pixley, and K. Albin. Simplifying boolean constraint solving for random simulation-vector generation. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(3):412-420, 2004.
22. J. Yuan, C. Pixley, and A. Aziz. Constraint-based Verification. Springer, 2006.
23. J. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz. Modeling design constraints and biasing in simulation using BDDs. In Int'l Conf. on CAD, pages 584-590, 1999.
24. L. Zhang and S. Malik. Validating SAT solvers using an independent resolution-based checker: Practical implementations and other applications. In Design, Automation and Test in Europe, pages 10880-10885, 2003.