Automatic analysis of scratch-pad memory code for heterogeneous multicore processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6015 LNCS, Issue , 2010, Pages 280-295

  Donaldson, Alastair F ^a   Kroening, Daniel ^a   Rümmer, Philipp ^a  

^a UNIVERSITY OF OXFORD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC ANALYSIS; AUTOMATIC VERIFICATION; CELL BROADBAND ENGINE; DATA MOVEMENTS; DIRECT MEMORY ACCESS; ERROR PRONES; FLOW CONTROLLERS; HETEROGENEOUS MULTICORE; INDUCTION METHOD; MULTI-CORE PROCESSOR; PROGRAMMING COMPLEXITY; SCRATCH PAD MEMORY; SOFTWARE MODEL CHECKING; SOFTWARE VERIFICATION; HETEROGENEOUS MULTICORE PROCESSORS;

MODEL CHECKING; STRUCTURED PROGRAMMING; APPLICATION PROGRAMS; MEMORY ARCHITECTURE; SEMANTICS; VERIFICATION;

COMPUTER SOFTWARE SELECTION AND EVALUATION; MULTICORE PROGRAMMING;

EID: 77951585416     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-12002-2_24     Document Type: Conference Paper

References (25)

1. Armoni, R., Fix, L., Fraer, R., Huddleston, S., Piterman, N., Vardi, M.Y.: SAT-based induction for temporal safety properties. Electr. Notes Theor. Comput. Sci. 119(2), 3-16 (2005)
2. Beyer, D., Henzinger, T.A., Jhala, R., Majumdar, R.: The software model checker Blast. STTT 9(5-6), 505-525 (2007)
3. Biere, A., Cimatti, A., Clarke, E.M., Strichman, O., Zhu, Y.: Bounded model checking. Advances in Computers 58, 118-149 (2003)
4. Bjesse, P., Claessen, K.: SAT-based verification without state space traversal. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 372-389. Springer, Heidelberg (2000)
5. Clarke, E., Kroening, D., Lerda, F.: A tool for checking ANSI-C programs. In: Jensen, K., Podelski, A. (eds.) TACAS 2004. LNCS, vol. 2988, pp. 168-176. Springer, Heidelberg (2004)
6. Clarke, E., Kroening, D., Sharygina, N., Yorav, K.: SATABS: SAT-based predicate abstraction for ANSI-C. In: Halbwachs, N., Zuck, L.D. (eds.) TACAS 2005. LNCS, vol. 3440, pp. 570-574. Springer, Heidelberg (2005)
7. Cordeiro, L., Fischer, B., Marques-Silva, J.: SMT-based bounded model checking for embedded ANSI-C software. In: ASE (2009)
8. Déharbe, D., Moreira, A.M.: Using induction and BDDs to model check invariants. In: CHARME. IFIP Conference Proceedings, vol. 105, pp. 203-213. Chapman & Hall, Boca Raton (1997)
9. Eén, N., Sörensson, N.: Temporal induction by incremental SAT solving. Electr. Notes Theor. Comput. Sci. 89(4) (2003)
10. Engler, D., Ashcraft, K.: RacerX: Effective, static detection of race conditions and deadlocks. In: SOSP, pp. 237-252. ACM, New York (2003) (Pubitemid 40929700)
11. Flanagan, C., Freund, S.N.: Type-based race detection for Java. In: PLDI, pp. 219-232. ACM, New York (2000)
12. Flanagan, C., Godefroid, P.: Dynamic partial-order reduction for model checking software. In: POPL, pp. 110-121. ACM, New York (2005) (Pubitemid 40493971)
13. Franzén, A.: Using satisfiability modulo theories for inductive verification of Lustre programs. Electr. Notes Theor. Comput. Sci. 144(1), 19-33 (2006)
14. Hagen, G., Tinelli, C.: Scaling up the formal verification of Lustre programs with SMT-based techniques. In: FMCAD, pp. 109-117. IEEE, Los Alamitos (2008)
15. Helmstetter, C., Maraninchi, F., Maillet-Contoz, L., Moy, M.: Automatic generation of schedulings for improving the test coverage of systems-on-a-chip. In: FMCAD, pp. 171-178. IEEE, Los Alamitos (2006) (Pubitemid 47159938)
16. Hofstee, H.P.: Power efficient processor architecture and the Cell processor. In: HPCA, pp. 258-262. IEEE Computer Society, Los Alamitos (2005)
17. IBM: Example Library API Reference, version 3.1 (July 2008)
18. IBM: Cell BE resource center (2009), http://www.ibm.com/developerworks/ power/cell/
19. Kroening, D., Strichman, O.: Efficient computation of recurrence diameters. In: Zuck, L.D., Attie, P.C., Cortesi, A., Mukhopadhyay, S. (eds.) VMCAI 2003. LNCS, vol. 2575, pp. 298-309. Springer, Heidelberg (2002)
20. Lillieroth, C.J., Singh, S.: Formal verification of FPGA cores. Nord. J. Comput. 6(3), 299-319 (1999)
21. McMillan, K.L.: Circular compositional reasoning about liveness. In: Pierre, L., Kropf, T. (eds.) CHARME 1999. LNCS, vol. 1703, pp. 342-346. Springer, Heidelberg (1999)
22. Naik, M., Aiken, A., Whaley, J.: Effective static race detection for Java. In: PLDI, pp. 308-319. ACM, New York (2006) (Pubitemid 44074942)
23. Savage, S., Burrows, M., Nelson, G., Sobalvarro, P., Anderson, T.: Eraser: A dynamic data race detector for multithreaded programs. ACM Trans. Comput. Syst. 15(4), 391-411 (1997)
24. Sheeran, M., Singh, S., Stålmarck, G.: Checking safety properties using induction and a SAT-solver. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 108-125. Springer, Heidelberg (2000)
25. Vimjam, V.C., Hsiao, M.S.: Explicit safety property strengthening in SAT-based induction. In: VLSID, pp. 63-68. IEEE, Los Alamitos (2007)