SAT-based induction for temporal safety properties

Electronic Notes in Theoretical Computer Science

Volumn 119, Issue 2, 2005, Pages 3-16

  Armoni, Roy ^a   Fix, Limor ^a   Fraer, Ranan ^a   Huddleston, Scott ^b   Piterman, Nir ^a   Vardi, Moshe Y ^c  

^a INTEL CORPORATION   (Israel)

^b INTEL CORPORATION   (United States)

^c Rice University   (United States)

Author keywords

Induction; Safety; SAT; Windowed induction

Indexed keywords

ACCIDENT PREVENTION; BOOLEAN ALGEBRA; COMBINATORIAL CIRCUITS; GRAPH THEORY; MATHEMATICAL MODELS;

INDUCTION; SAT; TEMPORAL PROPERTIES; WINDOWED INDUCTION;

COMPUTATION THEORY;

EID: 14644415558     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.entcs.2004.12.021     Document Type: Conference Paper

References (14)

1. Beer, I., S. Ben-David, C. Eisner and A. Landver, RuleBase: An industry-oriented formal verification tool, in: Proc. 33rd Conference on Design Automation (1996), pp. 655-660
2. Biere, A., A. Cimatti, E. Clarke, M. Fujita and Y. Zhu, Symbolic model checking using SAT procedures instead of BDDs, in: Proc. 36th Design Automation Conference (1999), pp. 317-320
3. A. Biere, E. Clarke, R. Raimi, and Y. Zhu Verifying safety properties of a PowerPC[tm] microprocessor using symbolic model checking without BDDs Computer Aided Verification, Proc. 11th International Conference Lecture Notes in Computer Science 1633 1999 172 183
4. R. Bryant Graph-based algorithms for boolean-function manipulation IEEE Trans. on Computers C-35 1986
5. Claessen, K., Induction and state machines (1999), unpublished
6. E. Clarke, O. Grumberg, and D. Peled Model Checking 1999 MIT Press
7. F. Copty, L. Fix, R. Fraer, E. Giunchiglia, G. Kamhi, A. Tacchella, and M. Vardi Benefits of bounded model checking at an industrial setting Computer Aided Verification, Proc. 13th International Conference Lecture Notes in Computer Science 2102 2001 436 453
8. O. Kupferman, and M. Vardi Model checking of safety properties Formal methods in System Design 19 2001 291 314
9. Z. Manna, and A. Pnueli The Temporal Logic of Reactive and Concurrent Systems: Safety 1995 Springer-Verlag New York
10. K. McMillan Symbolic Model Checking 1993 Kluwer Academic Publishers
11. TM4 BUS recycle logic using symbolic simulation and induction, in: Intel Design Test and Technology Conference, 2003
12. C. Seger, and R. Bryant Formal verification by symbolic evaluation of partially-ordered trajectories Formal Methods in System Design 6 1995 147 189
13. M. Sheeran, S. Singh, and G. Stalmarck Check safety properties using induction and a SAT-solver Proc. 3rd Conference on Formal Methods in Computer-Aided Design Lecture Notes in Computer Science 1954 2000 108 125
14. M. Vardi, and P. Wolper Reasoning about infinite computations Information and Computation 115 1994 1 37