Explicit safety property strengthening in SAT-based induction

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2007, Pages 63-68

  Vimjam, Vishnu C ^a   Hsiao, Michael S ^a  

^a Virginia Polytechnic Institute and State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CARBON FIBER REINFORCED PLASTICS; COMPUTER PROGRAMMING LANGUAGES; INTEGRATED CIRCUITS; STRENGTHENING (METAL);

PREPROCESSING TECHNIQUES; RUNTIME IMPROVEMENTS; SAFETY PROPERTIES;

EMBEDDED SYSTEMS;

EID: 48349119981     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2007.80     Document Type: Conference Paper

References (25)

1. E. M. Clarke, O. Grumberg and D. A. Peled, "Model Checking". The MIT Press, 2000.
2. K. McMillan, "Symbolic Model Checking: An Approach to the State Explosion Problem". Kluwer Academic Publishers, 1993.
3. A. Biere, A. Cimatti, E. Clarke and Y. Zhu, "Symbolic Model Checking without BDDs". Proc of Conf. on TACAS, 1999.
4. D. Deharbe and A. M. Moreira, "Using Induction and BDDs to Model Check Invariants". Proc of Conf. on CHARME, 1997.
5. C. A. J. van Eijk, "Sequential Equivalence Checking without State-Space Traversal". Proc of DATE, 1998.
6. M. Sheeran, S. Singh and G. Stalmarck, "Checking Safety Properties using Induction and a SAT Solver". Proc of FMCAD, Nov 2000.
7. P. Bjesse and K. Claessen, "SAT-based Verification without State-Space Traversal". Proc of FMCAD, 2000.
8. R. Armoni, L. Fix, R. Fraer, S. Huddleston, N. Piterman and M. Y. Vardi, "SAT-based Induction for Temporal Safety Properties". Proc of BMC, 2004.
9. O. Strichman, "Accelerating Bounded Model Checking of Safety Properties", In Formal Methods in System Design, vol 24, pp. 5-24, Jan 2004.
10. N. Een and N. Sorensson, "Temporal Induction by Incremental SAT Solving". Proc of BMC, July 2003.
11. L. Zhang, M. R. Prasad and M. S. Hsiao, "Incremental Deductive & Inductive Reasoning for SAT-based Bounded Model Checking". Proc of ICCAD, pp. 502-509, 2004.
12. J. Baumgartner, A. Kuehlmann and J. Abraham, "Property Checking via Structural Analysis". Proc. of CAV, 2002.
13. L. de Moura, H. Rueß and M. Sorea, "Bounded Model Checking and Induction: From Refutation to Verification". Proc. of CAV, 2003.
14. F. Lu, M. K. Iyer, G. Parthasarathy and K.-T. Cheng, "An Efficient Sequential SAT Solver With Improved Search Strategies". Proc. of DATE, March 2005.
15. J. P. Marques-Silva and K. A. Sakallah, "GRASP: A Search Algorithm for Propositional Satisfiability", In IEEE Trans. on Computers, vol 48, pp.506-521, May 1999.
16. M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang and S. Malik, "Chaff: Engineering an Efficient SAT-Solver". Proc of DAC, 2001.
17. E. Goldberg and Y. Novikov, "BerkMin: a Fast and Robust SAT-Solver". Proc. of DATE, pp. 142-149, 2002.
18. http://www.cs.sfu.ca/loryan/personal. Siege SAT solver.
19. P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits". IEEE Trans. on Comp., vol. C-30, pp. 215-222, March 1981.
20. M. Abramovici, P. R. Menon and D. T. Miller, "Critical Path Tracing: An Alternative to Fault Simulation". Proc. of DAC, 1988, pp. 468-474.
21. H. Goldstein and E. L. Thigpen, "Scoap: Sandia Controllability/ Observability analysis program". Proc of DAC, 1980.
22. M. Davis and H. Putnam, "A Computing Procedure for Quantification Theory". ACM Journal, vol 7, pp.201-215, 1960.
23. In-Ho Moon, G. Hatchel and F. Somenzi, "Border-block Triangular Form and Conjunction Schedule in Image Computation". Proc of FMCAD, Nov 2000.
24. http://www.princeton.edu/chaff/zchaff.html
25. M. K. Ganai, L. Zhang, P. Ashar, A. Gupta and S. Malik, "Combining Strengths of Circuit-based and CNF-based algorithms for a High-Performance SAT Solver", In Proc. of DAC, pp. 747-750, June 2002.