Exploiting simulation slack to improve parallel simulation speed

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2009, Pages 371-378

  Chen, Jianwei ^a   Annavaram, Murali ^a   Dubois, Michel ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLE SIMULATION; DISTRIBUTED MEMORY MACHINES; FEW-CYCLE; HARDWARE THREADS; INHERENT PARALLELISM; MICRO ARCHITECTURES; MULTIPROCESSOR SIMULATION; PARALLEL SIMULATIONS; PTHREADS; SIMULATION ERROR; SIMULATION FRAMEWORK; SIMULATION PARADIGM;

NANOTECHNOLOGY;

EID: 77951458942     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2009.50     Document Type: Conference Paper

References (15)

1. T. Austin, E. Larson and D. Ernst, "SimpleScalar: An Infrastructure for Computer System Modeling":, IEEE Computer, Feb. 2002, pp. 59-67.
2. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The Splash-2 Programs: Characterization and Methodological Considerations,": In Proceedings of the International Symposium on Computer Architecture, pp. 24-36, June 1995.
3. K. Chandy and J. Misra, "Distributed Simulation: A Case Study in Design and Verification of Distributed Programs,": IEEE Transactions on Software Engineering, Vol. 5 No. 5, pp. 440-452, 1979.
4. M. Chidester and A. George, "Parallel Simulation of Chip-multiprocessor Architectures,": ACM Transactions on Modeling and Computer Simulation, Vol. 12, Issue 3, pp. 176- 200, July 2002.
5. R. Devries, "Reducing Null Messages in Misra' s Distributed Discrete Event Simulation Method,": IEEE Transactions on Software Engineering, Vol. 16 No. 1, pp. 82-91, 1990.
6. J. Donald, M. Martonosi, "An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation,": IEEE Computer Architecture Letters, Vol.5 No. 2, 2006.
7. H. Dybdahl and P. Stenstrom,":An Adaptive Shared/Private NUCA Cache Partioning Scheme for Chip Multiprocessors, " in Proc. of the Int. Symposium on High Performance Architecture (HPCA), pp. 2-12, 2007
8. A. Falcon, P. Faraboschi, D. Ortega, "An Adaptive Synchronization Technique for Parallel Simulation of Networked Clusters,": In Proceedings of the 2008 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 22-31, April 2008.
9. Glenn Hinton et al.":The Microarchitecture of the Pentium 4 Processor,": Intel Technology Journal, Q1, 2001.
10. R. M. Fujimoto, "Parallel Discrete Event Simulation,": Communication of the ACM, Vol 33 No. 10, pp. 30-53, Oct. 1990.
11. J. Huh et al.":A NUCA Substrate for flexible CMP Cache Sharing,": IEEE Transactions on Parallel and Distributed Systems, Vol.18 No.8, August 2007, pp.1028-1040.
12. D. R. Jefferson, B. Beckman, F. Wieland, and L. Blume, ":Distributed Simulation and the Time Warp Operating System,": Operating Systems Review, Vol. 21, pp. 77-93, 1987.
13. N. Manjikian, "Multiprocessor enhancements of the SimpleScalar tool set,": ACM SIGARCH Computer Architecture News, Vol. 29, Issue 1, pp. 8-15, Mar. 2001.
14. S. S. Mukherjee, S. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M. D. Hill, J. R. Larus, and D. A. Wood, "Wisconsin Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator,": IEEE Concurrency, Vol.8 No. 4, pp. 12-20, 2000.
15. A. Over, B. Clarke, P. E. Strazdins, "A Comparison of Two Approaches to Parallel Simulation of Multiprocessors,": In Proceedings of the 2007 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 12-22, April 2007.