A fused hybrid floating-point and fixed-point dot-product for FPGAs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5992 LNCS, Issue , 2010, Pages 157-168

  Roldao Lopes, Antonio ^a   Constantinides, George A ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BUILDING BLOCKES; CLOCK FREQUENCY; CONFIGURABLE; DATA-PATHS; HYBRID FLOATING-POINT; INTERNAL REPRESENTATION; POINT NUMBERS; SCIENTIFIC COMPUTING; SPEED-UPS; WORD LENGTH; XILINX FPGA;

CAVITY RESONATORS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

DIGITAL ARITHMETIC;

EID: 77951281956     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-12133-3_16     Document Type: Conference Paper

References (10)

1. Boland, D., Constantinides, G.: An FPGA-based Implementation of the MINRES algorithm. In: Proc. of Field Programmable Logic, pp. 379-384 (2008)
2. Junaid, K., Ravindrann, G.: FPGA Accelerator For Medical Image Compression System. In: Proc. of International Conference on Biomedical Engineering, pp. 396-399 (2006)
3. IEEE, 754 Standard for Binary Floating-Point Arithmetic (1985), http://grouper.ieee.org/groups/754/ (accessed on 25/10/2009)
4. Langhammer, M.: Floating point datapath synthesis for FPGAs. In: Proc. of Field Programmable Logic and Applications, pp. 355-360 (2008)
5. Roldao, A., Constantinides, G.: High Throughput FPGA-based Floating Point Conjugate Gradient Implementation. In: Proc. of Applied Reconfigurable Computing, pp. 75-86 (2008)
6. Underwood, K., Hemmert, S.: Closing the gap: CPU and FPGA Trends in sustainable floating-point BLAS Performance. In: Proc. of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 219-228 (2004) (Pubitemid 40661997)
7. Zhuo, L., Morris, G., Prasanna, V.: High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs. IEEE Transactions on Parallel and Distributed Systems 18, 1377-1392 (2007) (Pubitemid 47456003)
8. Saleh, H., Swartzlander, E.: A Floating-point Fused Dot-product Unit. In: Proc. of IEEE International Conference on Computer Design, pp. 427-431 (2008)
9. Dinechin, F.: FloPoCo is a generator of arithmetic cores (Floating-Point Cores), http://www.ens-lyon.fr/LIP/Arenaire/Ware/FloPoCo/ (accessed on 19/10/2009)
10. Collaborative Project, Multi-precision Floating Point Library, http://www.mpfr.org/ (accessed on 02/01/2009)