A floating-point fused Dot-product unit

26th IEEE International Conference on Computer Design 2008, ICCD

Volumn , Issue , 2008, Pages 427-431

  Saleh, Hani H ^a   Swartzlander, Earl E ^b  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLOATING-POINT ADDERS; FLOATING-POINT MULTIPLICATIONS; NUMERICAL RESULTS; PRODUCT UNITS; ROUNDING OPERATIONS;

ADDERS;

EID: 62349133991     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2008.4751896     Document Type: Conference Paper

References (12)

1. E. Hokenek, R. K. Montoye and P. W. Cook, "Second-generation RISC floating point with multiply-add fused, " IEEE Journal of Solid-State Circuits, vol. 25, pp. 1207-1213, 1990.
2. D. Takahashi, "A radix-16 FFT algorithm suitable for multiply-add instruction based on Goedecker method, " Proceedings 2003 International Conference on Multimedia and Expo, vol. 2, July 2003, pp. II-845-II-848.
3. rd International Conference on High Performance Computing, December 1996, pp. 357-361.
4. C. Hinds, "An Enhanced Floating Point Coprocessor for Embedded Signal Processing and Graphics Applications," Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers, pp. 147-151, 1999.
5. A. D. Robison, "N-Bit Unsigned Division Via N-Bit Multiply-Add," Proceedings of the 17th IEEE Symposium On Computer Arithmetic, pp. 131-139, 2005.
6. R.-C. Li, S. Boldo and M. Daumas, "Theorems on Efficient Argument Reductions," Proceedings of the 16th IEEE Symposium on Computer Arithmetic, pp. 129-136, 2003.
7. F. P. O'Connell and S. W. White, "POWER3: The Next Generation of PowerPC Processors," IBM Journal of Research and Development, vol. 44, pp. 873-884, 2000.
8. A. Kumar, "The HP PA-8000 RISC CPU," IEEE Micro Magazine, vol. 17, Issue 2, pp. 27-32, April, 1997
9. B. Greer, J. Harrison, G. Henry, W. Li and P. Tang, "Scientific Computing on the Itanium Processor," Proceedings of the ACM/IEEE SC2001 Conference, pp. 1-8, 2001.
10. M. P. Farmwald, On the Design of High Performance Digital Arithmetic Units, Ph.D. Thesis, Stanford University, 1981.
11. IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Standard 754-1985.
12. Z. Zhao and M. Leeser, "Precision Modeling and Bit-width Optimization of Floating-Point Applications," MIT HPEC, 2003.