-
1
-
-
0000328287
-
Irreversibility and heat generation in the computing process
-
July
-
R. Landauer. Irreversibility and heat generation in the computing process. IBM Journal of Research and Development, 5:183-191, July 1961.
-
(1961)
IBM Journal of Research and Development
, vol.5
, pp. 183-191
-
-
Landauer, R.1
-
5
-
-
0043136670
-
A transformation based algorithm for reversible logic synthesis
-
D. M. Miller, D. Maslov, and G. W. Dueck. A transformation based algorithm for reversible logic synthesis. Design Automation Conference, pages 318-323, 2003.
-
(2003)
Design Automation Conference
, pp. 318-323
-
-
Miller, D.M.1
Maslov, D.2
Dueck, G.W.3
-
6
-
-
35148830918
-
Techniques for the synthesis of reversible Toffoli networks
-
D. Maslov, G.W. Dueck, and D. M. Miller. Techniques for the synthesis of reversible Toffoli networks. ACM Trans. Des. Autom. Electron. Syst., 12(4):42, 2007.
-
(2007)
ACM Trans. Des. Autom. Electron. Syst.
, vol.12
, Issue.4
, pp. 42
-
-
Maslov, D.1
Dueck, G.W.2
Miller, D.M.3
-
7
-
-
33646904507
-
Quantum circuit simplification using templates
-
March
-
D. Maslov, C. Young, D. M. Miller, and G. W. Dueck. Quantum circuit simplification using templates. Design, Automation and Test in Europe, pages 1208-1213, March 2005.
-
(2005)
Design, Automation and Test in Europe
, pp. 1208-1213
-
-
Maslov, D.1
Young, C.2
Miller, D.M.3
Dueck, G.W.4
-
8
-
-
20444459774
-
Toffoli network synthesis with templates
-
D. Maslov, G. W. Dueck, and D. Michael Miller. Toffoli network synthesis with templates. IEEE Trans. on CAD, 24(6):807-817, 2005.
-
(2005)
IEEE Trans. on CAD
, vol.24
, Issue.6
, pp. 807-817
-
-
Maslov, D.1
Dueck, G.W.2
Michael Miller, D.3
-
9
-
-
33846695384
-
Data structures and algorithms for simplifying reversible circuits
-
October
-
A. K. Prasad, V. V. Shende, K. N. Patel, I. L. Markov, and J. P. Hayes. Data structures and algorithms for simplifying reversible circuits. J. Emerg. Technol. Comput. Syst., 2(4), October 2006.
-
(2006)
J. Emerg. Technol. Comput. Syst.
, vol.2
, Issue.4
-
-
Prasad, A.K.1
Shende, V.V.2
Patel, K.N.3
Markov, I.L.4
Hayes, J.P.5
-
10
-
-
39749119848
-
Quantum circuit simplification and level compaction
-
March
-
D. Maslov, G. W. Dueck, D. M. Miller, and C. Negrevergne. Quantum circuit simplification and level compaction. IEEE Trans. on CAD, 27(3):436-444, March 2008.
-
(2008)
IEEE Trans. on CAD
, vol.27
, Issue.3
, pp. 436-444
-
-
Maslov, D.1
Dueck, G.W.2
Miller, D.M.3
Negrevergne, C.4
-
13
-
-
33750588847
-
An algorithm for synthesis of reversible logic circuits
-
P. Gupta, A. Agrawal, and N. K. Jha. An algorithm for synthesis of reversible logic circuits. IEEE Trans. on CAD, 25(11):2317-2330, 2006.
-
(2006)
IEEE Trans. on CAD
, vol.25
, Issue.11
, pp. 2317-2330
-
-
Gupta, P.1
Agrawal, A.2
Jha, N.K.3
-
14
-
-
36348950128
-
On the behavior of substitution-based reversible circuit synthesis algorithms: Investigation and improvement
-
M. Saeedi, M. Saheb Zamani, and M. Sedighi. On the behavior of substitution-based reversible circuit synthesis algorithms: Investigation and improvement. International Symposium on VLSI, pages 428-436, 2007.
-
(2007)
International Symposium on VLSI
, pp. 428-436
-
-
Saeedi, M.1
Saheb Zamani, M.2
Sedighi, M.3
-
15
-
-
62949164659
-
Reversible logic synthesis with output permutation
-
R. Wille, D. Große, G.W. Dueck, and R. Drechsler. Reversible logic synthesis with output permutation. International Conference on VLSI Design, pages 189-194, 2009.
-
(2009)
International Conference on VLSI Design
, pp. 189-194
-
-
Wille, R.1
Große, D.2
Dueck, G.W.3
Drechsler, R.4
-
16
-
-
33846301407
-
The cost of quantum gate primitives
-
S. Lee, S. J. Lee, T. Kim, J. S. Lee, J. Biamonte, and M. Perkowski. The cost of quantum gate primitives. Journal of Multiple-Valued Logic and Soft Computing, 12(5-6), 2006.
-
(2006)
Journal of Multiple-Valued Logic and Soft Computing
, vol.12
, Issue.5-6
-
-
Lee, S.1
Lee, S.J.2
Kim, T.3
Lee, J.S.4
Biamonte, J.5
Perkowski, M.6
-
17
-
-
34748841353
-
Elementary gates for quantum computation
-
A. Barenco et al. Elementary gates for quantum computation. APS Physical Review A, 52:3457-3467, 1995.
-
(1995)
APS Physical Review A
, vol.52
, pp. 3457-3467
-
-
Barenco, A.1
-
18
-
-
33646369944
-
Benchmarking quantum control methods on a 12- Qubit system
-
C. Negrevergne et al. Benchmarking quantum control methods on a 12- qubit system. Physical Review Letters, 96(17), 2006.
-
(2006)
Physical Review Letters
, vol.96
, Issue.17
-
-
Negrevergne, C.1
-
19
-
-
47349106639
-
Comparison of the cost metrics through investigation of the relation between optimal ncv and optimal nct 3-qubit reversible circuits
-
D. Maslov and D. M. Miller. Comparison of the cost metrics through investigation of the relation between optimal ncv and optimal nct 3-qubit reversible circuits. IET Computers and Digital Techniques, 1(2):98-104, 2007.
-
(2007)
IET Computers and Digital Techniques
, vol.1
, Issue.2
, pp. 98-104
-
-
Maslov, D.1
Miller, D.M.2
-
20
-
-
75449084458
-
Modified karnaugh map for quantum boolean circuits construction
-
S.-A. Wang, C.-Y. Lu, I-M. Tsai, and S.-Y. Kuo. Modified karnaugh map for quantum boolean circuits construction. IEEE Conference on Nanotechnology, 2:651-654, 2003.
-
(2003)
IEEE Conference on Nanotechnology
, vol.2
, pp. 651-654
-
-
Wang, S.-A.1
Lu, C.-Y.2
Tsai, I.-M.3
Kuo, S.-Y.4
|