A hierarchical bin-based legalizer for standard-cell designs with minimal disturbance

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 568-573

  Lee, Yu Min ^a   Wu, Tsung You ^a   Chiang, Po Yi ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CELL DENSITY; EQUAL SIZES; MERGING PROCEDURE; RUNTIMES; SPEED-UPS; STANDARD CELL; STANDARD CELL DESIGN; STATE-OF-THE-ART METHODS; WEIGHTED SUM;

AUTHENTICATION; BINS; CELLS; COMPUTER AIDED DESIGN; CONTRACTS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC BATTERIES; MULTIPROCESSING SYSTEMS;

CYTOLOGY;

EID: 77951230474     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419819     Document Type: Conference Paper

References (15)

1. Paul Villarrubia. Important placement considerations for modern vlsi chips. In Proc. ISPD, pages 6-6, 2003.
2. Andrew B. Kahng, Paul Tucker, and Alex Zelikovsky. Optimization of linear placements for wirelength minimization with free sites. In Proc. ASPDAC, pages 241-244, 1999.
3. Ulrich Brenner and Jens Vygen. Faster optimal single-row placement with fixed ordering. In Proc. DATE, pages 117-121, 2000.
4. Sung-Woo Hur and John Lillis. Mongrel: Hybrid techniques for standard cell placement. In Proc. ICCAD, pages 165-170, 2000. (Pubitemid 32188464)
5. Ameya Agnihotri, Mehmet Can Yildiz, Ateen Khatkhate, Ajita Mathur, Satoshi Ono, and Patrick H. Madden. Fractional cut: Improved recursive bisection placement. In Proc. ICCAD, pages 307-310.
6. Ulrich Brenner, Anna Pauli, and Jens Vygen. Almost optimum placement legalization by minimum cost flow and dynamic programming. In Proc. ISPD, pages 2-9, 2004.
7. Tao Luo, Haoxing Ren, Charles J. Alpert, and David Z. Pan. Computational geometry based placement migration. In Proc. ICCAD, pages 41-47.
8. Haoxing Ren, David Z. Pan, Charles J. Alpert, Paul G. Villarrubia, and Gi-Joon Nam. Diffusion-based placement migration with application on legalization. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 26(12):2158-2172, December 2007.
9. Dwight Hill. Method and system for high speed detailed placement of cells within an integrated circuit design. U.S. Patent 6370673, April 2002.
10. Peter Spindler, Ulf Schlichtmann, and Frank M. Johannes. Abacus: Fast legalization of standard cell circuits with minimal movement. In Proc. ISPD, pages 47-53.
11. Andrew B. Kahng, Sherief Reda, and Qinke Wang. Architecture and details of high quality large-scale analytical placer. In Proc. ASPDAC, pages 890-897, 2005.
12. Tao Luo and David Z. Pan. Dplace2.0: A stable and efficient analytical placement based on diffusion. In Proc. ASPDAC, pages 346-351, 2008.
13. Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, and Yao-Wen Chang. Ntuplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 27(7):1228-1240, July 2008.
14. Meyer Dwass. Probability and Statistics: an Undergraduate Course. W. A. Benjamin, Inc., New York, 1970.
15. International symposium on physical design 2005 placement contest. http://www.sigda.org/ispd2005/contest.htm, April 2005.