Visual image processing RAM: Memory architecture with 2-D data location search and data consistency management for a multicore object recognition processor

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 20, Issue 4, 2010, Pages 485-495

  Kim, Joo Young ^a   Kim, Donghyun ^a   Lee, Seungjin ^a   Kim, Kwanho ^a   Yoo, Hoi Jun ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Data consistency management (DCM); Local maximum location search (LMLS); Multicore processor; Object recognition; Visual image processing RAM (VIP RAM)

Indexed keywords

DATA CONSISTENCY MANAGEMENT; LOCAL MAXIMUM; LOCAL MAXIMUM LOCATION SEARCH (LMLS); MULTI-CORE PROCESSOR; VISUAL IMAGE PROCESSING;

COMPUTER ARCHITECTURE; FACE RECOGNITION; IMAGING SYSTEMS; NANOTECHNOLOGY; RANDOM ACCESS STORAGE;

OBJECT RECOGNITION;

EID: 77951099591     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2009.2035830     Document Type: Article

References (19)

1. S. Kyo, T. Koga, S. Okazaki, R. Uchida, S. Yoshimoto, and I. Kuroda, "A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements," in Proc. IEEE Int. Solid State Circuits Conf. Dig. Tech. Papers, vol.1. 2003, pp. 48-477.
2. W. Raab, N. Bruels, U. Hachmann, J. Harnisch, U. Ramacher, C. Sauer, and A. Techmer, "A 100-GOPS programmable processor for vehicle vision systems," IEEE Design Test Comput., vol.20, no.1, pp. 8-15, Jan.-Feb. 2003.
3. J. Tanabe, Y. Taniguchi, T. Miyamori, Y. Miyamoto, H. Takeda, M. Tarui, H. Nakayama, N. Takeda, K. Maeda, and M. Matsui, "Visconti: Multi-VLIW image recognition processor based on configurable processor," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), 2003, pp. 185-188.
4. Y. Hori, K. Shimizu, Y. Nakamura, and T. Kuroda, "A real-time multi-face detection technique using positive-negative lines-of-face template," in Proc. Int. Conf. Pattern Recognition (ICPR), vol.1. Aug. 2004, pp. 765-768.
5. V. Bonato, E. Marques, and G. A. Constantinides, "A parallel hardware architecture for scale and rotation invariant feature detection," IEEE Trans. Circuits Syst. Video Technol., vol.18, no.12, pp. 1703-1712, Dec. 2008.
6. D. Kim, K. Kim, J.-Y. Kim, S. J. Lee, and H.-J. Yoo, "An 81.6 GOPS object recognition processor based on NoC and visual image processing memory," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), 2007, pp. 443-446.
7. K. Kim, S. Lee, J.-Y. Kim, M. Kim, D. Kim, J.-H. Woo, and H.-J. Yoo, "A 125GOPS 583 mW network-on-chip based parallel processor with bio-inspired visual attention engine," in Proc. IEEE Int. Solid State Circuits Conf. Dig. Tech. Papers, 2008, pp. 308-309.
8. D. G. Lowe, "Distinctive image features from scale-invariant keypoints," ACM Int. J. Comput. Vision, vol.60, no.2, pp. 91-110, Jan. 2004.
9. D. G. Elliott, W. M. Snelgrove, and M. Stumm, "Computational RAM: A memory-SIMD hybrid and its application to DSP," in Proc. IEEE Custom Integr. Circuits Conf., May 1992, pp. 30.6.1-30.6.4.
10. D. Patterson, N. Cardwell, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, K. Kozyrakis, R. Thomas, and K. Yelick, "Intelligent RAM (IRAM): Chips that remember and compute," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1997, pp. 224-225.
11. M. Karaman and L. Onural, "Design and implementation of a general-purpose median filter unit in CMOS VLSI," IEEE J. Solid-State Circuits, vol.25, no.2, pp. 505-513, Apr. 1990.
12. C. Henning and T. G. Noll, "Architecture and implementation of a bitserial sorter for weighted median filtering," in Proc. Custom Integr. Circuits Conf., 1998, pp. 189-192.
13. C.-T. Chen, L.-G. Chen, and J.-H. Hsiao, "Very-large-scale integration implementation of a selective median filter," IEEE Trans. Consumer Electron., vol.42, no.1, pp. 33-42, Feb. 1996.
14. M.-C. Lin and L.-R. Dung, "On very-large-scale integration design of rank-order filtering using DCRAM architecture," VLSI J. Integr., vol.41, no.2, pp. 193-209, Feb. 2008.
15. C.-C. Wang, C.-F. Wu, and K.-C. Tsai, "1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clock-ing," IEE Proc. Comput. Digital Tech., vol.145, no.6, pp. 433-436, Nov. 1998.
16. C.-H. Huang and J.-S. Wang, "High-performance and power-efficient CMOS comparators," IEEE J. Solid State Circuit, vol.38, no.2, pp. 254-262, Feb. 2003.
17. S.-W. Cheng, "A high-speed magnitude comparator with small transistor count," in Proc. IEEE Int. Conf. Electron. Circuits Systems, vol.3. Dec. 2003, pp. 1168-1171.
18. J.-Y. Kim and H.-J. Yoo, "Bitwise competition logic for compact digital comparator," in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 59-62.
19. S. Furber, "ARM instruction set," in ARM System-on-Chip Architecture. London, U.K., Pearson Education, 2000, ch. 5, pp. 105-150.