On VLSI design of rank-order filtering using DCRAM architecture

Integration, the VLSI Journal

Volumn 41, Issue 2, 2008, Pages 193-209

  Lin, Meng Chun ^a   Dung, Lan Rong ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

CMOS memory integrated circuits; Coprocessors; Image processing; Median filters; Nonlinear filters

Indexed keywords

COMPUTER SIMULATION; IMAGE PROCESSING; RANDOM ACCESS STORAGE; SIGNAL FILTERING AND PREDICTION;

CMOS MEMORY INTEGRATED CIRCUITS; COPROCESSORS; MEDIAN FILTERS; NONLINEAR FILTERS; THRESHOLD DECOMPOSITION;

VLSI CIRCUITS;

EID: 36048992745     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2007.05.002     Document Type: Article

References (37)

1. Kang D.H., Choi J.H., Lee Y.H., and Lee C. Applications of a DPCM system with median predictors for image coding. IEEE Trans. Consum. Electron. 38 3 (1992) 429-435
2. Rantanen H., Karlsson M., Pohjala P., and Kalli S. Color video signal processing with median filters. IEEE Trans. Consum. Electron 38 3 (1992) 157-161
3. Viero T., Oistamo K., and Neuvo Y. Three-dimensional median-related filters for color image sequence filtering. IEEE Trans. Circuits Syst. Video Technol. 4 2 (1994) 129-142
4. X. Song, L. Yin, Y. Neuvo, Image sequence coding using adaptive weighted median prediction, in: Signal Processing, vol. VI, EUSIPCO-92, Brussels, August 1992, pp.1307-1310.
5. Oistamo K., and Neuvo Y. A motion insensitive method for scan rate conversion and cross error cancellation. IEEE Trans. Consum. Electron. 37 (1991) 296-302
6. P. Zamperoni, Variation on the rank-order filtering theme for grey-tone and binary image enhancement, in: IEEE International Conference Acoustics, Speech, Signal Processing, 1989, pp. 1401-1404.
7. C.T. Chen, L.G. Chen, A self-adjusting weighted median filter for removing impulse noise in images, in: International Conference on Image Processing, September 1996, pp. 16-19.
8. Yang D., and Chen C. Data dependence analysis and bit-level systolic arrays of the median filter. IEEE Trans. Circuits Syst. Video Technol. 8 8 (1998) 1015-1024
9. Breveglieri L., and Piuri V. Digital median filter. J. VLSI Signal Process. 31 (2002) 191-206
10. Chakrabarti C. Sorting network based architectures for median filters. IEEE Trans. Circuits Syst. II Analog Digital Signal Process. 40 (1993) 723-727
11. Chakrabarti C. High sample rate architectures for median filters. IEEE Trans. Signal Process. 42 3 (1994) 707-712
12. Chang L., and Lin J. Bit-level systolic array for median filter. IEEE Trans. Signal Process. 40 8 (1992) 2079-2083
13. Chen C., Chen L., and Hsiao J. VLSI implementation of a selective median filter. IEEE Trans. Consum. Electron. 42 1 (1996) 33-42
14. Hakami M.R., Warter P.J., and Boncelet Jr. C.C. A new VLSI architecture suitable for multidimensional order statistic filtering. IEEE Trans. Signal Process. 42 (1994) 991-993
15. I. Hatirnaz, F.K. Gurkaynak, Y. Leblebici, A compact modular architecture for the realization of high-speed binary sorting engines based on rank ordering, in: IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, May 2000, pp. 685-688.
16. Hiasat A.A., Al-lbrahim M.M., and Gharailbeh K.M. Design and implementation of a new efficient median filtering algorithm. IEE Proc. Image Signal Process. 146 5 (1999) 273-278
17. Hoctor R.T., and Kassam S.A. An algorithm and a pipelined architecture for order-statistic determination and L-filtering. IEEE Trans. Circuits Syst. 36 3 (1989) 344-352
18. Karaman M., Onural L., and Atalar A. Design and implementation of a general-purpose median filter unit in CMOS VLSI. IEEE J. Solid State Circuits 25 2 (1990) 505-513
19. Lee C., Hsieh P., and Tsai J. High-speed median filter designs using shiftable content-addressable memory. IEEE Trans. Circuits Syst. Video Technol. 4 (1994) 544-549
20. Lee C.L., and Jen C. Bit-sliced median filter design based on majority gate. IEE Proc. G Circuits Devices Syst. 139 1 (1992) 63-71
21. Lucke L.E., and Parchi K.K. Parallel processing architecture for rank order and stack filter. IEEE Trans. Signal Process. 42 5 (1994) 1178-1189
22. Oazer K. Design and implementation of a single-chip 1-D median filter. IEEE Trans. Acoust. Speech Signal Process ASSP-31 4 (1983) 1164-1168
23. Richards D.S. VLSI median filters. IEEE Trans. Acoust. Speech Signal Process. 38 (1990) 145-153
24. G.G. Boncelet, Jr., Recursive algorithm and VLSI implementation for median filtering, in: IEEE International Symposium on Circuits and Systems, June 1988, pp. 1745-1747.
25. C. Henning, T.G. Noll, Architecture and implementation of a bitserial sorter for weighted median filtering, in: IEEE Custom Integrated Circuits Conference, May 1998, pp. 189-192.
26. C.C. Lin, C.J. Kuo, Fast response 2-D rank order filter by using max-min sorting network, in: International Conference on Image Processing, September 1996, pp. 403-406.
27. M. Karaman, L. Onural, A. Atalar, Design and implementation of a general purpose VLSI median filter unit and its application, in: IEEE International Conference on Acoustics, Speech, and Signal Processing, May 1989, pp. 2548-2551.
28. J. Hwang, J. Jong, Systolic architecture for 2-D rank order filtering, in: International Conference on Application-Specific Array Processors, September 1990, pp. 90-99.
29. Pitas I. Fast algorithms for running ordering and max/min calculation. IEEE Trans. Circuits Syst. 36 6 (1989) 795-804
30. Vainio O., Neuvo Y., and Butner S.E. A signal processor for median-based algorithm. IEEE Trans. Acoust. Speech Signal Process. 37 9 (1989) 1406-1414
31. H. Yu, J. Lee, J. Cho, A fast VLSI implementation of sorting algorithm for standard median filters, in: IEEE International ASIC/SOC Conference, September 1999, pp. 387-390.
32. Fitch J.P. Software and VLSI algorithm for generalized ranked order filtering. IEEE Trans. Circuits Syst. CAS-34 5 (1987) 553-559
33. Karaman M., and Onural L. New radix-2-based algorithm for fast median filtering. Electron. Lett. 25 (1989) 723-724
34. Fitch J.P. Software and VLSI algorithms for generalized ranked order filtering. IEEE Trans. Circuits Syst. CAS-34 5 (1987) 553-559
35. Kar B.K., and Pradhan D.K. A new algorithm for order statistic and sorting. IEEE Trans. Signal Process. 41 8 (1993) 2688-2694
36. V.A. Pedroni, Compact hamming-comparator-based rank order filter for digital VLSI and FPGA implementations, in: IEEE International Symposium on Circuits and Systems, vol. 2, May 2004, pp. 585-588.
37. S. Singh, S. Azmi, N. Agrawal, P. Phani, A. Rout, Architecture and design of a high performance SRAM for SOC design, IEEE International Symposium on VLSI Design, January 2002, pp. 447-451.