Wireless sensing by means of passive multistandard RFID tags

Proceedings of IEEE Sensors

Volumn , Issue , 2009, Pages 61-64

  Brenk, D ^a   Essel, J ^a   Heidrich, J ^a   Weigel, R ^a   Hofer, G ^b   Holweg, G ^b  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^b INFINEON TECHNOLOGIES AUSTRIA AG   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGE REDISTRIBUTION; CMOS PROCESSS; CONVERSION RATES; GENERIC SENSOR INTERFACES; LOW POWER; MULTI-STANDARD; ON-CHIP TEMPERATURE; POWER SUPPLY; RF-ID TAGS; SENSOR INTERFACE; SENSOR SIGNALS; SUCCESSIVE-APPROXIMATION ADC; SUPPLY VOLTAGES; UHF RFID; WIRELESS SENSING;

APPROXIMATION THEORY; CMOS INTEGRATED CIRCUITS; MULTICARRIER MODULATION; RADIO NAVIGATION;

SENSORS;

EID: 77951096207     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSENS.2009.5398526     Document Type: Conference Paper

References (10)

1. K. Seemann, G. Hofer, F. Cilek, and R. Weigel, "Single-ended ultra-low-power multistage rectifiers for passive rfid tags at uhf and microwave frequencies," in Proc. IEEE Radio and Wireless Symposium, 17-19 Jan. 2006, pp. 479-482.
2. Z. Shenghua and W. Nanjian, "A novel ultra low power temperature sensor for uhf rfid tag chip," in Proc. IEEE Asian Solid-State Circuits Conference ASSCC '07, 2007, pp. 464-467.
3. EPCglobal, "Radio-frequency identity protocols - hf version 2 rfid - draft version 0.0.9," EPCglobal Standard, Jul. 2006, http://www. epcglobalinc.org.
4. -, "Radio-frequency identity protocols - class-1 generation-2 rfid v1.2.0," EPCglobal Standard, EPCglobal Inc., Mar. 2007, http://www.epcglobalinc.org.
5. H. Yan, H. jianyun, L. Qiang, and M. Hao, "Design of low-power baseband-processor for rfid tag," in Proc. International Symposium on Applications and the Internet Workshops SAINT Workshops 2006, 2006, pp. 4 pp.-63.
6. R. Fraer, G. Kamhi, and M. Mhameed, "A new paradigm for synthesis and propagation of clock gating conditions," in Proc. 45th ACM/IEEE Design Automation Conference DAC 2008, 8-13 June 2008, pp. 658-663.
7. E. Macii, L. Bolzani, A. Calimera, A. Macii, and M. Poncino, "Integrating clock gating and power gating for combined dynamic and leakage power optimization in digital cmos circuits," in Proc. 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools DSD '08, 3-5 Sept. 2008, pp. 298-303.
8. I. Filanovsky and S. T. Lim, "Temperature sensor applications of diode-connected mos transistors," in Proc. IEEE International Symposium on Circuits and Systems ISCAS 2002, vol.2, 26-29 May 2002, pp. II-149-II-152.
9. Y. Zhai, S. Prakash, M. Cohen, and P. Abshire, "Detection of on-chip temperature gradient using a 1.5v low power cmos temperature sensor," in Proc. IEEE International Symposium on Circuits and Systems ISCAS 2006, 2006, pp. 4 pp.-.
10. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2nd ed. Oxford University Press, 2002.