Design of low-power baseband-processor for RFID tag

Proceedings - 2006 Symposium on Applications and the Internet Workshops, SAINT 2006 Workshops

Volumn 2006, Issue , 2006, Pages 60-63

  Yan, He ^a,b   Jianyun, Hu ^a,b   Qiang, Li ^a,b   Hao, Min ^a,b  

^a IEEE   (China)

^b FUDAN UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

AUTHORIZATION; BASEBAND-PROCESSOR; PASSIVE TAG; POWER CONSUMPTION;

CMOS INTEGRATED CIRCUITS; ELECTRONIC DOCUMENT IDENTIFICATION SYSTEMS; NETWORK PROTOCOLS; SIGNAL RECEIVERS;

MICROPROCESSOR CHIPS;

EID: 33749061677     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SAINT-W.2006.15     Document Type: Conference Paper

References (8)

1. EPCTM Radio-Frequency Identity protocols Class-1 Generation -2 UHF RFID Protocol for Communications at 860 MHz-960 MHz
2. Villard, P.; Bour, C.; Dallard, E.; Lattard, D.; de Pontcharra, J.; Robert, G.; Roux, S.; "A low-voltage mixed-mode CMOS/SOI integrated circuit for 13.56 MHz RFID applications" SOI Conference, IEEE International 2002 7-10 Oct. 2002 Page(s): 163-164
3. Rupert Howes, Andy Williams, Mick, Evans "A Read/Write RFID Tag for Low Cost Applications" RFID Technology (Ref. No. 1999/123), IEE Colloquium on 25 Oct. 1999 Page(s):4/1-4/4
4. A.Abrial, J. Bouvier, P. Senn, M. Rebaudin and P. Vivet, "A New Contactless Smartcard IC using an On-Chip Antenna and an Asynchronous Micro-controller" Solid-State Circuits, IEEE Journal of Volume36, Issue 7, July2001 Page(s):1101-1107.
5. [S. B. Furber, P. Day, J. D. Garside, N.C. Paver, S. Temple and J. V. Woods "The design and evaluation of an asynchronous microprocessor" Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings., IEEE International Conference on 10-12 Oct. 1994 Page(s):217-220
6. [Himanshu Bhatnagar Conexant Systems, Inc "Advanced ASIC Chip Synthesis"
7. [Frank Emnett and Mark Biegel "Power Reduction through RTL Clock Gating"
8. [Gary Yeap "Practical Low Power Digital VLSI Design"