Adaptive execution techniques of parallel programs for multiprocessors

Journal of Parallel and Distributed Computing

Volumn 70, Issue 5, 2010, Pages 467-480

  Lee, Jaejin ^a   Park, Jung Ho ^a   Kim, Honggyu ^a   Jung, Changhee ^b   Lim, Daeseob ^a   Han, SangYong ^a  

^a Seoul National University   (South Korea)

^b Georgia Institute of Technology   (United States)

Author keywords

Adaptive execution; Compiler preprocessors; Multicores; Multiprocessors; Performance counters; Performance estimation; Simultaneous multithreading

Indexed keywords

MULTI-CORE SYSTEMS; MULTIPROCESSOR MACHINES; NUMBER OF THREADS; NUMERICAL APPLICATIONS; ON DYNAMICS; OPTIMAL NUMBER; PARALLEL APPLICATION; PARALLEL EXECUTIONS; PARALLEL LOOPS; PARALLEL PROGRAM; PERFORMANCE COUNTERS; PERFORMANCE ESTIMATION; PREPROCESSORS; RUNTIMES; SIMULTANEOUS MULTI-THREADING;

MULTIPROCESSING SYSTEMS; OPTIMAL SYSTEMS; PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING; PROGRAM COMPILERS; STRUCTURED PROGRAMMING;

MULTITASKING;

EID: 77950301303     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2009.10.008     Document Type: Article

References (36)

1. Alpern B., et al. The jalapeño virtual machine. IBM Systems Journal 39 1 (2000) 211-238
2. Blume W., Doallo R., Eigenmann R., Grout J., Hoeflinger J., Lawrence T., Lee J., Padua D., Paek Y., Pottenger B., Rauchwerger L., and Tu P. Parallel programming with Polaris. IEEE Computer 29 12 (1996) 78-82
3. J. Borozan, Microsoft windows-based servers and intel hyper-threading technology, Microsoft Corporation
4. M. Byler, J. Davies, C. Huson, B. Leasure, M. Wolfe, Multiple version loops, in: ICPP'87: Proceedings of the International Conference on Parallel Processing, 1987, pp. 312-318
5. C. Cascaval, L. DeRose, D.A. Padua, D. Reed, Compile-time based performance prediction, in: LCPC'99: Proceedings of the 12th Workshop on Languages and Compilers for Parallel Computing, 1999, pp. 365-379
6. A.L. Cox, R.J. Fowler, Adaptive cache coherency for detecting migratory shared data, in: ISCA'93: Proceedings of the 20th International Symposium on Computer Architectur, 1993, pp. 98-108
7. P. Diniz, M. Rinard, Dynamic feedback: An effective technique for adaptive computing, in: PLDI'97: Proceedings of the ACM SIGPLAN Conference on Program Language Design and Implementation, 1997, pp. 71-84
8. Eggers S.J., Elmer J.S., Levy H.M., Lo J.L., Stamm R.L., and Tullsen D.M. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro 17 5 (1997) 12-19
9. R. Gupta, R. Bodik, Adaptive loop transformations for scientific programs, in: Proceedings of the IEEE Symposium on Parallel and Distributed Processing, 1995, pp. 368-375
10. Hall M.W., and Martonosi M. Adaptive parallelism in compiler-parallelized code. Concurrency: Practice and Experience 10 14 (1998) 1235-1250
11. Hall M.W., Anderson J.M., Amarasinghe S.P., Murphy B.R., Wei Liao S., Bugnion E., and Lam M.S. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer 29 12 (1996) 84-89
12. U. Hölzle, D. Ungar, Optimizing dynamically-dispatched calls with run-time type feedback, in: PLDI'94: Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 1994, pp. 326-336
13. Intel, Intel Fortran Compiler User's Guide, 2002
14. Intel, Intel Fortran Programmer's Reference Manual, 2002
15. Intel, IA-32 Intel Architecture Software Developer's Manual, 2004
16. Intel, Intel Microarchitecture (Nehalem). http://www.intel.com
17. C. Jung, D. Lim, J. Lee, S. Han, Adative execution techniques for SMT multiprocessor architectures, in: PPoPP'05: Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2005, pp. 236-246
18. Kalla R., Sinharoy B., and Tendler J.M. IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro (2004) 40-47
19. Le H.Q., Starke W.J., Fields J.S., O'Connell F.P., Nguyen D.Q., Ronchetti B.J., Sauer W.M., Schwarz E.M., and Vaden M.T. IBM POWER6 microarchitecture. IBM Journal of Research and Development 51 6 (2007) 639-662
20. J. Lee, Compilation techniques for explicitly parallel programs. Ph.D. Thesis, Department of Computer Science, University of Illinois at Urbana-Champaign, department of Computer Science Technical Report UIUCDCS-R-99-2112, (October 1999)
21. J. Lee, H.D.K. Moonesinghe, Adaptively increasing performance and scalability of automatically parallelized programs, in: LCPC'02: Proceedings of the 15th Workshop on Languages and Compilers for Parallel Computing, 2002
22. D.T. Marr, F. Binns, D.L. Hill, G. Hinton, D.A. Kaufaty, J.A. Miller, M. Upton, Hyper-threading technology architecture and microarchitecture, Intel Technology Journal 6 (1)
23. Mattson R.L., Gecsei J., Slutz D., and Traiger I. Evaluation techniques for storage hierarchies. IBM Systems Journal 9 2 (1970) 78-117
24. N. Mitchell, L. Carter, J. Ferrante, D. Tullsen, ILP versus TLP on SMT, in: SC'99: Proceedings of the ACM/IEEE SC99 Conference, 1999
25. NASA advanced supercomputing division, NAS Parallel Benchmarks. http://www.nas.nasa.gov/Resources/Software/npb.html
26. OpenMP, The openmp specification for parallel programming. http://www.openmp.org
27. M. Rinard, P. Diniz, Eliminating synchronization bottlenecks in object based programs using adaptive replication, in: ICS'99: Proceedings of the ACM International Conference on Supercomputing, 1999, pp. 83-92
28. T.H. Romer, D. Lee, B.N. Bershad, B. Chen, Dynamic page mapping policies for cache conflict resolution on standard hardware, in: OSDI'94: Proceedings of the 1st USENIX Symposium on Operating Systems Design and Implementation, 1994, pp. 255-266
29. R.H. Saavedra, D. Park, Improving the effectiveness of software prefetching with adaptive execution, in: Proceedings of the Conference on Parallel Architectures and Compilation Techniques, 1996, pp. 68-79
30. A. Snavely, D.M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreading processor, in: ASPLOS-IX: Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, 2000, pp. 234-244
31. Standard Performance Evaluation Corporation, SPEC OMP. http://www.spec.org/omp/
32. D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: Maximizing on-chip parallelism, in: ISCA'95: Proceedings of the 22nd International Symposium on Computer Architecture, 1995, pp. 392-403
33. D.M. Tullsen, J.L. Lo, S.J. Eggers, H.M. Levy, Supporting fine-grained synchronization on a simultaneous multithreading processor, in: HPCA'99: Proceedings of the 5th International Symposium on High Performance Computer Architecture, 1999, pp. 54-58
34. M.J. Voss, R. Eigenmann, Reducing Parallel Overheads through Dynamic Serialization, in: IPPS'99: Proceedings of the International Parallel Processing Symposium, 1999, pp. 88-92
35. M.J. Voss, R. Eigenmann, ADAPT: Automated de-coupled adaptive program transformation, in: ICPP'00: Proceedings of the International Conference on Parallel Processing, 2000, p. 163
36. M.J. Voss, R. Eigenmann, High-level adaptive program optimization with ADAPT, in: PPoPP'01: Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2001, pp. 93-102