The challenges of using an embedded MPI for hardware-based processing nodes

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Volumn , Issue , 2009, Pages 120-127

  Ly, Daniel L ^a   Saldaña, Manuel ^b   Chow, Paul ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b Arches Computing Systems   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DATAFLOW; DATAFLOW MODEL; DEBUGGING HARDWARE; DIRECT MEMORY ACCESS; EMBEDDED FPGA; EMBEDDED PLATFORMS; FUNCTION CALLS; HARDWARE DESIGNERS; HARDWARE ENGINES; MESSAGE PASSING INTERFACE; MESSAGE PASSING MODELS; NON-BLOCKING; PROCESSING NODES; SPEED-UPS; WATCHDOG TIMERS; WORK FOCUS;

COMPUTER HARDWARE; DATA FLOW ANALYSIS; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; HARDWARE; MESSAGE PASSING;

COMPUTER DEBUGGING;

EID: 77949372216     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2009.5377688     Document Type: Conference Paper

References (14)

1. M. Saldana, A. Patel, C. Madill, N. D., A. Wang, A. Putnam, R. Wittig, and P. Chow, "MPI as an abstraction for software-hardware interaction for HPRCs," in International Workshop on High-Performance Reconfigurable Computing Technology and Applications, Nov. 2008, pp. 1-10.
2. T. P. McMahon and A. Skjellum, "eMPI/eMPICH: Embedding MPI," in MPI Developers Conference, 1996, pp. 180-184.
3. J. Rico-Gallego, J. Alvarez-Llorente, F. Perogil-Duque, P. Antunez-Gomez, and J. Diaz-Martin, "A Pthreads-Based MPI-1 Implementation for MMU-Less Machines," in International Conference on Reconfigurable Computing and FPGAs, Dec. 2008, pp. 277-282.
4. P. Mahr, C. Lorchner, H. Ishebabi, and C. Bobda, "SoC-MPI: A Flexible Message Passing Library for Multiprocessor Systems-on-Chips," in International Conference on Reconfigurable Computing and FPGAs, Dec. 2008, pp. 187-192.
5. I. Syed, J. Williams, and N. Bergmann, "A hybrid reconfigurable clusteron-chip architecture with message passing interface for image processing applications," in International Conference on Field Programmable Logic and Applications, Aug. 2007, pp. 609-612.
6. C. Pedraza, E. Castillo, J. Castillo, C. Camarero, J. Bosque, J. Martinez, and R. Menendez, "Cluster architecture based on low cost reconfigurable hardware," in International Conference on Field Programmable Logic and Applications, Sept. 2008, pp. 595-598.
7. Intel, Corp., "Intel-MPI," http://software.intel.com/en-us/ intel-mpilibrary/[Accessed: June 2009].
8. Silicon Graphics International, "Message passing toolkit," http://www.sgi.com/products/software/mpt/ [Accessed: June 2009].
9. W. Gropp, E. Lusk, N. Doss, and A. Skjellum, "A high-performance, portable implementation of the MPI message passing interface standard," Parallel Computing, vol. 22, no. 6, pp. 789-828, Sept 1996.
10. R. L. Graham, T. S. Woodall, and J. M. Squyres, "Open MPI: A Flexible High Performance MPI," in Proceedings, 6th Annual International Conference on Parallel Processing and Applied Mathematics, Poznan, Poland, September 2005.
11. Amirix Systems, Inc., http://www.amirix.com/ [Accessed: March, 2009].
12. C. Chang, J. Wawrzynek, and R. W. Brodersen, "BEE2: A High-End Reconfigurable Computing System," IEEE Des. Test '05, vol. 22, no. 2, pp. 114-125, 2005.
13. Nallatech, Inc., http://www.nallatech.com/ [Accessed: June, 2009].
14. D. L. Ly and P. Chow, "A Multi-FPGA Architecture for Restricted Boltzmann Machines," IEEE International Conference on Field Programmable Logic and Applications, pp. 168-173, 2009.