A hybrid reconfigurable cluster-on-chip architecture with Message Passing Interface for image processing applications

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 609-612

  Syed, Irfan ^a   Williams, John A ^a   Bergmann, Neil W ^a  

^a UNIVERSITY OF QUEENSLAND   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; DIGITAL IMAGE STORAGE; IMAGE PROCESSING; IMAGING SYSTEMS; PARALLEL ALGORITHMS; SCALABILITY;

CLUSTER SYSTEMS; HYBRID CLUSTERS; IMAGE PROCESSING ALGORITHMS; IMAGE PROCESSING APPLICATIONS; MESSAGE PASSING INTERFACES; MPI IMPLEMENTATIONS; ON CHIPS; PARALLEL IMAGE PROCESSING; PARALLELISATION; RECONFIGURABLE; SOFTWARE INTERFACES;

MESSAGE PASSING;

EID: 48149093613     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380728     Document Type: Conference Paper

References (6)

1. R. Andraka and A. Berkun, "FPGAs make a radar signal processor on a chip a reality," Proc. 33rd Asilomar Conf. on Signals, Systems and Computers, Oct 1999.
2. C. Chang, J. Wawrzynek, and R. Brodersen, "BEE2: a high-end reconfigurable computing system," vol. 22, no. 2. IEEE Design and Test of Computers, 2005, pp. 114-125.
3. R. Brightwell, W. Camp, B. Cole, E. DeBenedictis, R. Le-land, J. Tomkins, and A. B. Maccabe, "Architectural specification for massively parallel computers: an experience and measurement-based approach," in Concurrency and Computation: Practice and Experience, vol. 17, no. 10, 2005, pp. 1271-1316.
4. M. Saldana and P. Chow, "TMD-MPI: An MPI Implementation for Multiple Processors across Multiple FPGAs," in IEEE International Conference on Field-Programmable Logic and Applications (FPL), August 2006, pp. 329-334.
5. J. Squyres, A. Lumsdaine, B. McCandless, and R. Stevenson, "Cluster-based parallel image processing," in Journal of Parallel and Distributed Computing, no. 74, 1996.
6. J. A. Williams, I. Syed, J. Wu, and N. W. Bergmann, "A Reconfigurable Cluster-on-Chip architecture with MPI Communication Layer," in 14th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2006, pp. 351-352.