A 40 Gs/s time interleaved ADC using siGe biCMOS technology

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 2, 2010, Pages 380-390

  Chu, Michael ^a   Jacob, Philip ^a   Kim, Jin Woo ^a   Leroy, Mitchell R ^a   Kraft, Russell P ^a   McDonald, John F ^a  

^a RENSSELAER POLYTECHNIC INSTITUTE   (United States)

Author keywords

ADC; BiCMOS; Converter; Flash; Interleaved; SiGe

Indexed keywords

A/D CONVERTER; BI-CMOS; COLPITTS OSCILLATORS; DOUBLE-SAMPLING; HIGH BANDWIDTH; IBM 8HP; OPEN LOOPS; SAMPLING RATES; SIGE BICMOS TECHNOLOGY; SIGE TECHNOLOGY; TIME-INTERLEAVED ADC; TIMING SKEW; TRANSISTOR MODEL;

ANALOG TO DIGITAL CONVERSION; MULTICARRIER MODULATION; OSCILLATORS (ELECTRONIC); SEMICONDUCTING SILICON; SILICON ALLOYS;

BICMOS TECHNOLOGY;

EID: 76849095335     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2039375     Document Type: Article

References (17)

1. C. Fiocchi et al., "Design issues on high-speed high-resolution trackand- holds in BiCMOS technology," IEE Proc.-Circuits Devices, vol.147, no.2, pp. 100-106, Apr. 2000.
2. W. C. Black and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol.15, pp. 1022-1029, Dec. 1980.
3. C. Schiller and P. Byrne, "A 4-GHz 8-b ADC system," IEEE J. Solid- State Circuits, vol.26, pp. 1781-1789, Dec. 1991.
4. K. Poulton et al., "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 um CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 318-319.
5. Y. Jang et al., "An 8 GS/s 4-bit 340 mW CMOS time interleaved flash analog-to-digital converter," IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences, vol.E87-A, no.2, pp. 350-356, Feb. 2004.
6. W. Cheng and W. Ali, "A 3b 40 GS/s ADC-DAC in 0.12 um SiGe," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 262-263.
7. S. Gupta, M. Innerfield, and J. Wang, "A 1-GS/s 11-bit ADC With 55-dB SNDR, 250 mW power realized by a high bandwidth scalable time-interleaved architecture," IEEE J. Solid-State Circuits, vol.41, pp. 2650-2657, Dec. 2006.
8. R. H.Walden, "Analog-to-digital converter survey and analysis," IEEE J. Sel. Areas Commun., vol.17, no.4, pp. 539-550, Apr. 1999.
9. P. Vorenkamp and J. Verdaasdonk, "Fully bipolar, 120-Msample/s 10-b track-and-hold circuit," IEEE J. Solid-State Circuits, vol.27, pp. 988-992, Jul. 1992.
10. R. Aparicio and A. Hajimiri, "A noise-shifting differential colpitts VCO," IEEE J. Solid-State Circuits, vol.37, pp. 1728-1736, Dec. 2002.
11. "Clock jitter and phase noise conversion," Maxim IC, Application Note 3359 [Online]. Available: http://www.maxim-ic.com/appnotes. cfm/appnote-number/3359
12. B. Goldberg, "The effects of clock jitter on data conversion devices," RF Design, pp. 26-32, Aug. 2002.
13. Y. Lu et al., "An 8-bit, 12 GSample/sec SiGe track-and-hold amplifier," in Proc. Bipolar/BiCMOS Circuits and Technology Meeting 2005., Oct. 2005, pp. 148-151.
14. X. Li et al., "A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier," IEEE CSIC 2005 Dig., pp. 105-108, Oct. 2005.
15. H. Pan and A. Abidi, "Spectral spurs due to quantization in nyquist ADC's," IEEE Trans. Circuits Syst., vol.51, no.8, Aug. 2004.
16. K. Murata, T. Otsuji, M. Ohhata, M. Togashi, E. Sano, and M. Suzuki, "A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19 Gb/s decision circuit using 0.2 μm GaAs MESFET," in GaAs IC Symp. Tech. Dig., Oct. 1994, pp. 193-196.
17. B. W. Tietjen, "Direct RF sampling employing time-skewed analog to digital converters and complex finite impulse response filters," in 2006 IEEE Conf. Radar, Apr. 2006, pp. 477-484.