Protocol verification using flows: An industrial experience

9th International Conference Formal Methods in Computer Aided Design, FMCAD 2009

Volumn , Issue , 2009, Pages 172-179

  O'Leary, John ^a   Talupur, Murali ^a   Tuttle, Mark R ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION-REFINEMENT; CACHE COHERENCE PROTOCOLS; COMPOSITIONAL REASONING; DATA TYPE; DESIGN DOCUMENTS; INDUSTRIAL EXPERIENCE; LINEAR FLOWS; MULTI-CORE PROCESSOR; PARAMETERIZED; PROTOCOL VERIFICATION;

ABSTRACTING; COMPUTER AIDED DESIGN;

FORMAL METHODS;

EID: 76549108449     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FMCAD.2009.5351126     Document Type: Conference Paper

References (29)

1. M. Talupur and M. R. Tuttle, "Going with the flow: Parameterized verification using message flows," in Proc. FMCAD, 2008.
2. K. L. McMillan, "Parameterized verification of the FLASH cache coherence protocol by compositional model checking," in Proc. CHARME, 2001.
3. C.-T. Chou, P. K. Mannava, and S. Park, "A simple method for parameterized verification of cache coherence protocols," in Proc. FMCAD, 2004.
4. S. Krstic, "Parameterized system verification with guard strengthening and parameter abstraction," in Automated Verification of Infinite State Systems, 2005.
5. A. Pnueli, J. Xu, and L. Zuck, "Liveness with (0, 1, ∞;) counter abstraction," in Proc. CAV, 2002.
6. S. K. Lahiri and R. Bryant, "Constructing quantified invariants," in Proc. TACAS, 2004.
7. A. E. Emerson and V. Kahlon, "Reducing model checking of the many to the few," in Proc. CADE, 2000.
8. J. Bingham, "Automatic non-interference lemmas for parameterized model checking," in Proc. FMCAD, 2008.
9. Y. Lv, H. Liu, and H. Pan, "Computing invariants for parameter abstraction," in Proc. MEMOCODE, 2007.
10. S. Das, D. L. Dill, and S. Park, "Experience with predicate abstraction," in Proc. CAV, 1999.
11. S. Park and D. L. Dill, "Verification of flash cache coherence protocol by aggregation of distributed transactions," in Proc. SPAA, 1996.
12. M. Talupur, S. Krstic, J. O'Leary, and M. R. Tuttle, "Parameteric verification of industrial strength cache coherence protocols," in Proc. Workshop on Designing Correct Circuits, 2008.
13. L. Seiler et al., "Larrabee: A many-core x86 architecture for visual computing," ACM Transactions on Graphics, vol. 27(3), Aug. 2008.
14. S. K. Lahiri and R. Bryant, "Indexed predicate discovery for unbounded system verification," in Proc. CAV, 2004.
15. G. Delzanno, "Automated verification of cache coherence protocols," in Proc. CAV, 2000.
16. P. Abdullah, A. Buojjani, B. Jonsson, and M. Nilsson, "Handling global conditions in parameterized verification," in Proc. CAV, 1999.
17. P. Abdullah and B. Jonsson, "On the existence of network invariants for verifying parameterized systems," in Correct Systems Design-Recent Insights and Advances, 1999.
18. A. Cohen and K. Namjoshi, "Local proofs for global safety properties," in Proc. CAV, 2007.
19. E. Clarke, M. Talupur, and H. Veith, "Environment abstraction for parmeterized verification," in Proc. VMCAI, 2006.
20. -, "Proving Ptolemy right: Environment abstraction principle for parameterized verification," in Proc. TACAS, 2008.
21. A. E. Emerson and V. Kahlon, "Model checking large-scale and parameterized resource allocation systems," in Proc. TACAS, 2002.
22. E. A. Emerson and K. S. Namjoshi, "Reasoning about rings," in Proc. POPL, 1995.
23. E. Clarke, M. Talupur, T. Touilli, and H. Veith, "Verification by network decomposition," in Proc. CONCUR, 2004.
24. M. Talupur, "Abstraction Techniques for Infinite State Verification," Ph.D. dissertation, SCS, CMU, 2006.
25. J. Rushby, "Verification diagrams revisited: Disjunctive invariants for easy verification," in Proc. CAV, 2000.
26. K. L. McMillan, "Verification of infinite state systems by compositional model checking," in Proc. CHARME, 1999.
27. L. Lamport, "A new approach to proving correctness of multiprocess programs," ACM TOPLAS, vol. 1(1), pp. 84-97, 1979.
28. X. Chen, S. German, and G. Gopalakrishnan, "Transaction based modeling and verification of hardware protocols," in Proc. FMCAD, 2007.
29. X. Chen, Y. Yang, M. DeLisi, G. Gopalakrishnan, and C.-T. Chou, "Hierarchical cache coherence protocol verification one level at a time through assume guarantee," in Proc. HLDVT, 2007.