Automatic non-interference lemmas for parameterized model checking

Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, FMCAD

Volumn , Issue , 2008, Pages

  Bingham, Jesse ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; COMPUTER AIDED DESIGN; FORMAL METHODS; SYSTEMS ANALYSIS;

ABSTRACT SYSTEMS; ARBITRARY NUMBERS; BLOW UP; DATA PATHS; GALOIS CONNECTIONS; GENERAL THEORIES; PARAMETERIZED; PARAMETERIZED MODEL CHECKING; PARAMETERIZED SYSTEMS; STATE MODEL CHECKING;

MODEL CHECKING;

EID: 58049152578     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FMCAD.2008.ECP.15     Document Type: Conference Paper

References (27)

1. J. Bingham. Appendices and code for this paper. http://www.cs.ubc.ca/ ~jbingham/fmcad08.html.
2. J. Bingham and A. J. Hu. Empirically efficient verification for a class of infinite-state systems. In Tools and Algorithms for the Construction and Analysis of Systems, 2005.
3. A. Bouajjani, B. Jonsson, M. Nilsson, and T. Touili. Regular model checking. In Computer Aided Verification, 2000.
4. J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic model checking: 1020 states and beyond. Information and Computation, 98(2), 1992.
5. X. Chen, Y. Yang, G. Gopalakrishnan, and C.-T. Chou. Reducing verification complexity of a multicore coherence protocol using assume/guarantee. In FMCAD '06: Proceedings of the Formal Methods in Computer Aided Design, pages 81-88, 2006.
6. C. Chou, P. K. Mannava, and S. Park. A simple method for parameterized verification of cache coherence protocols. In 5th International Conference on Formal Methods in Computer-Aided Design (FMCAD), 2004.
7. E. Clarke, M. Talupur, and H. Veith. Environment abstraction for parmeterized verification. In 7th International Conference on Verification, Model Checking and Abstract Interpretation, 2006.
8. D. L. Dill, A. J. Drexler, A. J. Hu, and C. H. Yang. Protocol verification as a hardware design aid. In IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 522-525, 1992.
9. E. A. Emerson and V. Kahlon. Exact and efficient verification of parameterized cache coherence protocols. In Correct Hardware Design and Verification Methods (CHARME), 2003.
10. E. A. Emerson and V. Kahlon. Model checking guarded protocols. In 18th IEEE Symposium on Logic in Computer Science (LICS), pages 361-370, June 2003.
11. J. Esparza, A. Finkel, and R. Mayr. On the verification of broadcast protocols. In 14th IEEE Symposium on Logic in Computer Science (LICS), pages 352-359, 1999.
12. A. Finkel and P. Schnoebelen. Well structured transition systems everywhere! Theoretical Computer Science, 256(1-2):63-92, 2001.
13. S. German. Personal correspondence. 2008.
14. T. A. Henzinger, R. Jhala, and R. Majumdar. Race checking by context inference. In Programming Language Design and Implementation (PLDI), pages 1-13, 2004.
15. S. Krstić. Parameterized system verification with guard strengthening and parameter abstraction. In Automated Verification of Infinite-State Systems, 2005.
16. J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy. The stanford FLASH multiprocessor. In 21st Annual International Symposium on Computer Architecture (ISCA), pages 302-313, 1994.
17. S. K. Lahiri and R. E. Bryant. Constructing quantified invariants via predicate abstraction. In 5th International Conference on Verification, Model Checking and Abstract Interpretation (VMCAI), pages 267-281, 2004.
18. Y. Li. Mechanized proofs for the parameter abstraction and guard strengthening principle in parameterized verification of cache coherence protocols. In SAC '07: Proceedings of the 2007 ACM symposium on Applied computing, pages 1534-1535, 2007.
19. Y. Lv, H. Lin, and H. Pan. Computing invariants for parameter abstraction. In MEMOCODE '07: Proceedings of the 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign, pages 29-38, 2007.
20. K. L. McMillan. Verification of infinite state systems by compositional model checking. In Correct Hardware Design and Verification Methods (CHARME), pages 219-234, 1999.
21. K. L. McMillan. Parameterized verification of the FLASH cache coherence protocol by compositional model checking. In Correct Hardware Design and Verification Methods (CHARME), pages 179-195, 2001.
22. S. Pandav, K. Slind, and G. Gopalakrishnan. Counterexample guided invariant discovery for parameterized cache coherence verification. In CHARME, pages 317-331, 2005.
23. A. Pnueli, S. Ruah, and L. Zuck. Automatic deductive verification with invisible invariants. In Proceedings of Tools and Algorithms for the Construction and Analysis of Systems, pages 82-97, 2001.
24. F. Pong and M. Dubois. Formal automatic verification of cache coherence in multiprocessors with relaxed memory models. IEEE Transactions on Parallel and Distributed Systems, 11(9):989-1006, September 2000.
25. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Proceedings of the International conference on Computer-aided design, pages 42-47, 1993.
26. C.-J. H. Seger, R. B. Jones, J. W. O'Leary, T. Melham, M. D. Aagaard, C. Barrett, and D. Syme. An industrially effective environment for formal hardware verification. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(9):1381-1405, September 2005.
27. M. Talupur and M. R. Tuttle. Going with the flow: Parameterized verification using message flows. In Formal Methods in Computer-Aided Design (FMCAD), 2008.