메뉴 건너뛰기




Volumn 57, Issue 2, 2010, Pages 511-515

High-voltage n-channel IGBTs on free-standing 4H-SiC epilayers

Author keywords

Free standing epilayer; High voltage; Insulated gate bipolar transistor (IGBT); Silicon carbide (SiC)

Indexed keywords

4H SILICON CARBIDE; CRITICAL LAYER; DEVICE FABRICATIONS; DRIFT LAYERS; EPITAXIALLY GROWN; HIGH VOLTAGE; HIGH VOLTAGE INSULATED GATE BIPOLAR TRANSISTORS; HIGH-VOLTAGES; N-CHANNEL; ON-RESISTANCE; POWER DISSIPATION; SIC EPILAYERS; THICKNESS VALUE;

EID: 76349086665     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2009.2037379     Document Type: Article
Times cited : (116)

References (11)
  • 2
    • 34547741357 scopus 로고    scopus 로고
    • Device options and design considerations for high-voltage (10-20 kV) SiC power switching devices
    • Y. Sui, G. G. Walden, X. Wang, and J. A. Cooper, "Device options and design considerations for high-voltage (10-20 kV) SiC power switching devices," Mater. Sci. Forum, vol.527-529, pp. 1449-1452, 2006.
    • (2006) Mater. Sci. Forum , vol.527-529 , pp. 1449-1452
    • Sui, Y.1    Walden, G.G.2    Wang, X.3    Cooper, J.A.4
  • 6
    • 33646205403 scopus 로고    scopus 로고
    • Degradation of SiC high-voltage pin diodes
    • Apr.
    • S. Y. Ha and J. P. Bergman, "Degradation of SiC high-voltage pin diodes," MRS Bull., vol.30, no.4, pp. 305-307, Apr. 2005.
    • (2005) MRS Bull. , vol.30 , Issue.4 , pp. 305-307
    • Ha, S.Y.1    Bergman, J.P.2
  • 7
    • 3142739694 scopus 로고    scopus 로고
    • Nucleation sites of recombination-enhanced stacking fault formation in silicon carbide p-i-n diodes
    • Jul.
    • S. Ha, M. Skowronski, and H. Lendenmann, "Nucleation sites of recombination-enhanced stacking fault formation in silicon carbide p-i-n diodes," J. Appl. Phys., vol.96, no.1, pp. 393-398, Jul. 2004.
    • (2004) J. Appl. Phys. , vol.96 , Issue.1 , pp. 393-398
    • Ha, S.1    Skowronski, M.2    Lendenmann, H.3
  • 8
    • 5544272753 scopus 로고    scopus 로고
    • A self-aligned process for high voltage, short-channel vertical DMOSFETs in 4H-SiC
    • Oct.
    • M.Matin, A. Saha, and J. A. Cooper, "A self-aligned process for high voltage, short-channel vertical DMOSFETs in 4H-SiC," IEEE Trans. Electron Devices, vol.51, no.10, pp. 1721-1725, Oct. 2004.
    • (2004) IEEE Trans. Electron Devices , vol.51 , Issue.10 , pp. 1721-1725
    • Matin, M.1    Saha, A.2    Cooper, J.A.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.