A 0.25-μm CMOS OPLL transmitter IC for GSM and DCS applications

IEEE Transactions on Microwave Theory and Techniques

Volumn 53, Issue 2, 2005, Pages 462-471

  Su, Peng Un ^a  

^a INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

Carrier suppression; Digital cellular system (dcs); Global system for mobile communcations (gsm); Harmonic rejection filter; Offset phase locked loop (opll); Quadrature modulator; Transmitter

Indexed keywords

CELLULAR RADIO SYSTEMS; CMOS INTEGRATED CIRCUITS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MODULATORS; PHASE LOCKED LOOPS; VARIABLE FREQUENCY OSCILLATORS;

CARRIER SUPPRESSION; DIGITAL CELLULAR SYSTEM (DCS); HARMONIC REJECTION FILTERS; OFFSET PHASE-LOCKED LOOP (OPLL); QUADRATURE MODULATORS;

TRANSMITTERS;

EID: 14544308310     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2004.840757     Document Type: Conference Paper

References (22)

1. S. Feng, B. Kolb, H. Herrmann, W. Veit, V. Thomas, S. Herzinger, F. Volpe, G. Lipperer, and J. Fenk, "A bipolar upconversion modulation loop transmitter for dual-band mobile communication," in Proc. IEEE Radio Frequency Integrated Circuits Symp., 1998, pp. 253-256.
2. J. L. Tham, M. A. Margarit, B. Pregardier, C. D. Hull, R. Magoon, and F. Carr, "A 2.7-V 900-MHz/1.9-GHz dual band transceiver IC for digital wireless communication," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 286-290, Mar. 1999.
3. T. Yamawaki, M. Kokubo, K. Irie, H. Matsui, K. Hori, T. Endou, H. Hagisawa, T. Furuya, Y. Shimizu, M. Katagishi, and J. R. Hildersley, "A 2.7-V GSM RF transceiver IC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2089-2096, Dec. 1997.
4. G. Irvine, S. Herzinger, R. Schmidt, D. Kubetzko, and J. Frank, "An up-conversion loop transmitter IC for digital mobile telephones," in IEEE Int. Solid-State Circuits Conf Tech. Dig., 1998, pp. 364-365.
5. T. D. Stetzler, I. G. Post, J. H. Havens, and M. Koyama, "A 2.7-4.5 V single chip GSM transceiver RF integrated circuit," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1421-1429, Dec. 1995.
6. M. A. Margarit and M. J. Deen, "A low power high spectral purity frequency translational loop for wireless application," in Proc. IEEE Custom Integrated Circuits Conf., 2000, pp. 593-596.
7. G. K. Dehng, C. F. Kuo, S. T. Wang, M. H. Tsai, C. C. Ku, V. Yen, L. W. Ke, C. M. Hsiao, C. Chiu, B. Tzeng, C. C. Tang, J. C. Bo, R. Juan, and H. Xue, "A single-chip RF transceiver for quad-band GSM/GPRS applications," in Proc. IEEE Radio Frequency Integrated Circuits Symp., 2004, pp. 427-430.
8. C. Marshell, F. Behbahani, W. Birth, A. Fotowat, T. Fuchs, R. Gaethke, E. Heimerl, S. Lee, P. Moore, S. Navid, and E. Saur, "A 2.7 V GSM transceiver IC's with on-chip filtering," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 1995, pp. 148-149.
9. T. Yamawaki, M. Kokubo, and H. Hagisawa, "A CMOS offset phase locked loop for a GSM transmitter," Analog Integrated Circuits Signal Processing, vol. 25, pp. 253-259, 2000.
10. B. Razavi, "A 900-MHz/1.8-GHz CMOS transmitter for dual-band applications," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 573-579, May 1999.
11. J. M. Hsu, "A 0.18-μm CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 603-613, Apr. 2003.
12. E. Gotz, H. Krobel, G. Marzinger, B. Memmler, C. Munker, B. Neurauter, D. Romer, J. Rubach, W. Schelmbauer, M. Scholz, M. Simon, U. Steinacker, and C. Stoger, "A quad-band low power single chip direct conversion CMOS transceiver with ΣΔ-modulation loop for GSM," in Proc. Eur. Solid-State Circuits Conf., 2003, pp. 217-220.
13. T. Manku, M. Kahrizi, C. Snyder, Y. Ling, J. Khajehpour, J. Wei, K. Lee, V. Yavorskyy, Y. Lai, W. Kung, S. Devison, L. Wong, S. Dosanjh, K. Trainor, M. Tran, D. Marchesan, M. Schumacher, G. Weale, and S. Holditch, "A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional N synthesizer," in Proc. IEEE Radio Frequency Integrated Circuits Symp., 2004, pp. 423-426.
14. M. Simon, R. Weigel, B. Neurauter, and G. Marzinger, "A CMOS quad-band transceiver for GSM-EDGE with dual mode transmitter architecture for low noise and high linearity," in Proc. IEEE Radio Frequency Integrated Circuits Symp., 2004, pp. 431-434.
15. A. Rofougaran, G. Chang, J. J. Rael, J. Chang, M. Rofougaran, P. J. Chang, M. Djafari, M. K. Ku, E. W. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS - Part I: Architecture and transmitter design," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 515-534, Apr. 1998.
16. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001, ch. 4.
17. P. U. Su and J. M. Hsu, "A quadrature modulator with enhanced harmonic rejection filter," in Proc. IEEE Asia-Pacific Conf., 2002, pp. 319-322.
18. _, "A dual-band enhanced harmonic rejection filter for modulators in GSM and DCS transmitters," in Proc. Eur. Solid-State Circuits Conf., 2003, pp. 663-666.
19. J. A. Weldon, R. S. Narayanaswami, J. C. Rudell, L. Lin, M. Otsuka, S. Dedieu, L. Tee, K. C. Tsai, C. W. Lee, and P. R. Gray, "A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 2003-2015, Dec. 2001.
20. J. T. Wu, H. D. Chang, and P. F. Chen, "A 2-V 100-MHz CMOS vector modulator," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 1997, pp. 80-81.
21. B. Gilbert, "The MICROMIXER: A highly linear variant of the Gilbert mixer using a bisymmetric class-AB input stage," IEEE J. Solid-State Circuits, vol. 32, no. 9, pp. 1412-1423, Sep. 1997.
22. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 10, pp. 1433-1440, Oct. 1989.