A 0.18-μm CMOS offset-PLL upconversion modulation loop IC for DCS1800 transmitter

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 4, 2003, Pages 603-613

  Hsu, June Ming ^a  

^a INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

CMOS; DCS; GSM; I Q modulator; Phase locked loop (PLL); Transmitter

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; ERRORS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; INTEGRATED CIRCUIT MANUFACTURE; PHASE LOCKED LOOPS; PHASE MODULATION; TRANSMITTERS;

BICMOS INTEGRATED CIRCUITS; GAUSSIAN MINIMUM SHIFT KEYING; OFFSET-PHASE-LOCKED-LOOP UPCONVERSION MODULATION LOOP INTEGRATED CIRCUIT;

CMOS INTEGRATED CIRCUITS;

EID: 0037389318     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.809518     Document Type: Article

References (24)

1. F. O. Eynde, J. J. Schmit, V. Charlier, R. Alexandre, C. Sturman, K. Coffin, B. Mollekens, J. Craninckx, S. Terrijn, A. Monterastelli, S. Beerens, P. Goetschalckx, M. Ingels, D. Joos, S. Guncer, and A. Pontioglu, "A fully-integrated single-chip SOC for Bluetooth," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 196-197.
2. RF transceiver IC for GSM and PCN dual band cellular systems-HD155121F datasheet. Hitachi Semiconductor America Inc., San Jose, CA, 2000. [Online]. Available: http://www.chipdocs.com/pn-decoder/datasheets/HIT/HD155121F.html
3. T. Yamawaki, M. Kokubo, K. Irie, H. Matsui, K. Hori, T. Endou, H. Hagisawa, T. Furuya, Y. Shimizu, M. Katagishi, and J. R. Hildersley, "A 2.7-V GSM RF Transceiver IC," IEEE J. Solid-State Circuits, vol. 32, pp. 2089-2096, Dec. 1997.
4. G. Irvine, S. Herzinger, R. Schmidt, D. Kubetzko, and J. Fenk, "An up-conversion loop transmitter IC for digital mobile telephones," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1998, pp. 364-365.
5. S. Feng, B. Kolb, H. Herrmann, W. Veit, V. Thomas, S. Herzinger, F. Volpe, G. Lipperer, and J. Fenk, "A bipolar upconversion modulation loop transmitter for dual-band mobile communication," in IEEE MTT-S Dig., 1998, pp. 85-88.
6. J. L. Tham, M. A. Margarit, B. Pregardier, C. D. Hull, R. Magoon, and F. Carr, "A 2.7-V 900-MHz/1.9-GHz dual band transceiver IC for digital wireless communication," IEEE J. Solid-State Circuits, vol. 34, pp. 286-290, Mar. 1999.
7. M. A. Margarit and M. J. Deen, "A low power high spectral purity frequency translational loop for wireless application," in Proc. IEEE Custom Integrated Circuits Conf., May 2000, pp. 593-596.
8. T. Yamawaki, M. Kokubo, and H. Hagisawa, "A CMOS offset phase locked loop for a GSM transmitter," Analog Integrat. Circuits Signal Processing, vol. 25, pp. 253-259, 2000.
9. P. Orsatti, F. Piazza, and Q. Huang, "A 20-mA-receive, 55-mA-transmit, single-chip GSM transceiver in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 34, pp. 1869-1880, Dec. 1999.
10. M. S. J. Steyaert, J. Janssens, B. D. Muer, M. Borremans, and N. Itoh, "A 2-V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol. 35, pp. 1895-1907, Dec. 2000.
11. B. Razavi, "RF transmitter architectures circuits," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 197-204.
12. K. Kurokawa, "Injection locking of microwave solid-state oscillators," Proc. IEEE, vol. 61, pp. 1386-1410, Oct. 1973.
13. Digital Cellular Telecommunications System (Phase 2+); Mobile Station (MS) Conformance Specification; Part 1: Conformance Specification (GSM 11.10-1 Version 6.0.0 Release 1997), European Telecommunications Standards Institute (ETSI), 1997.
14. "W2020B transmitter application note," Lucent Technologies, Murray Hill, NJ, 2002.
15. Digital Cellular Telecommunications System (Phase 2+); Radio Transmission and Reception (GSM 05.05 Version 5.7.1), European Telecommunications Standards Institute (ETSI), 1998.
16. (2000) AN0001: Optimization of quadrature modulator performance. Application note. RF Micro Devices, Greensboro, NC. [Online]. Available: http://www.rfmd.com/databooks/db97/an0001.pdf
17. M. Pelgrom, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
18. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
19. A. Rofougaran, G. Chang, J. J. Rael, J. Y.-C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, M.-K. Ku, E. W. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectrum wireless transceiver in 1μm CMOS-Part I: Architecture and transmitter design," IEEE J. Solid-State Circuits, vol. 33, pp. 515-534, Apr. 1998.
20. S. Kim, K. Lee, Y. Moon, D. K. Jeong, Y. Choi, and H. K. Lim, "A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL," IEEE J. Solid-State Circuits, vol. 32, pp. 691-699, May 1997.
21. H. Notani, H. Kondoh, and Y. Matsuda, "A 622-MHz CMOS phase-locked loop with precharge-type phase-frequency detector," in Symp. VLSI circuits Dig. Tech. Papers, June 1994, pp. 129-130.
22. J. T. Wu, H. D. Chang, and P. F. Chen, "A 2-V 100-MHz CMOS vector modulator," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 80-81.
23. K. Lim, C. H. Park, D. S. Kim, and B. Kim, "A low-noise phase-locked loop design by loop bandwidth optimization," IEEE J. Solid-State Circuits, vol. 35, pp. 807-815, June 2000.
24. "ENFVZ4G59 datasheet," Panasonic, Secaucus, NJ, 2002.