Architecture-driven synthesis of reconfigurable cells

12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2009

Volumn , Issue , 2009, Pages 531-538

  Wolinski, Christophe ^a   Kuchcinski, Krzysztof ^b   Raffin, Erwan ^c   Charot, François ^d  

^a UNIVERSITÉ DE RENNES 1   (France)

^b LUND UNIVERSITY   (Sweden)

^c Thomson R and D   (France)

^d INRIA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BENCH TESTS; COMPUTATIONAL PATTERNS; CONSTRAINT PROGRAMMING; CRITICAL PATHS; DESIGN CONSTRAINTS; NOVEL METHODS; RE-CONFIGURABLE; RUN-TIME RECONFIGURABLE; SPECIFIC DESIGN;

COMPUTER PROGRAMMING; CONSTRAINT THEORY; MERGING;

DESIGN;

EID: 74549194552     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2009.183     Document Type: Conference Paper

References (13)

1. U. Brandes and T. Erlebach. Network Analysis: Methodological Foundations. Springer, 2005.
2. P. Brisk, A. Kaplan, and M. Sarrafzadeh. Area-efficient instruction set synthesis for reconfigurable system-on-chip designs. Proc. 41st Design Automation Conference, pages 395-400, 2004.
3. N. Clark, H. Zhong, and S. Mahlke. Automated custom instruction generation for domain-specific processor acceleration. IEEE Trans. Comput., 54(10):1258-1270, Oct. 2005.
4. J. Cong and W. Jiang. Pattern-based behavior synthesis for FPGA resource reduction. In FPGA '08: Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, pages 107-116, New York, NY, USA, 2008. ACM.
5. M. Corazao, M. Khalaf, L. Guerra, M. Potkonjak, and J. Rabaey. Performance optimization using template mapping for datapath-intensive high-level synthesis. IEEE Trans. Computer-Aided Design, 15(8):877-888, Aug. 2004.
6. Z. Huang, S. Malik, N. Moreano, and G. Araujo. The design of dynamically reconfigurable datapath coprocessors. ACM Transaction in Embedded Computing Systems, 3(2), May 2004.
7. K. Kuchcinski. Constraints-driven scheduling and resource assignment. ACM Transactions on Design Automation of Electronic Systems (TODAES), 8(3):355-383, July 2003.
8. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems. In International Symposium on Microarchitecture, pages 330-335, 1997.
9. N. Moreano, E. Borin, C. de Souza, and G. Araujo. Efficient datapath merging for partially reconfigurable architectures. IEEE Trans. Computer-Aided Design, 24(7):969-980, July 2005.
10. J.-C. Régin. Solving the maximum clique problem with constraint programming. In Proc. CPAIOR, 2003.
11. C. Wolinski and K. Kuchcinski. Computation patterns identification for instruction set extensions implemented as reconfigurable hardware. In The Int. Conf. on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, USA, June 25-28, 2007.
12. C. Wolinski and K. Kuchcinski. Identification of application specific instructions based on sub-graph isomorphism constraints. In IEEE 18th Intl. Conference on Applicationspecific Systems, Architectures and Processors, Montréal, Canada, July 8-11, 2007.
13. C. Wolinski and K. Kuchcinski. Automatic selection of application-specific reconfigurable processor extensions. In Proc. Design Automation and Test in Europe, Munich, Germany, Mar. 10-14, 2008.