메뉴 건너뛰기




Volumn 87, Issue 3, 2010, Pages 316-320

32 nm node BEOL integration with an extreme low-k porous SiOCH dielectric k = 2.3

Author keywords

32 nm; BEOL architecture; Extreme low k k = 2.3; Integration; Porous SiOCH; RC product

Indexed keywords

32 NM; 32-NM NODE; BEOL ARCHITECTURE; BEOL INTEGRATION; DUAL DAMASCENE ARCHITECTURE; INTERMEDIATE LEVEL; LINE RESISTANCE; METALLIZATIONS; MULTI-LEVEL; PERFORMANCE SPECIFICATIONS; TEST VEHICLE; TRENCH FIRST HARD MASKS; VIA CHAIN;

EID: 74449092466     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2009.07.008     Document Type: Article
Times cited : (19)

References (9)
  • 3
    • 74449086535 scopus 로고    scopus 로고
    • 2007 edition, p
    • http://www.itrs.net/Links/2007ITRS/2007_Chapters/2007_Interconnect.pdf, 2007 edition, p. 7.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.