메뉴 건너뛰기




Volumn 87, Issue 3, 2010, Pages 510-513

Bottom-up copper electroplating using transfer wafers for fabrication of high aspect-ratio through-silicon-vias

Author keywords

3D integration; Bottom up copper electroplating (BCE); Through silicon vias (TSVs); Transfer wafer

Indexed keywords

3-D INTEGRATION; COPPER ELECTROPLATING; COPPER SEED; DEVICE WAFERS; HIGH ASPECT RATIO; MECHANICAL SUPPORT; MOORE'S LAW; SEALING PROCESS; SEED LAYER; THREE DIMENSIONAL (3D) INTEGRATION; THROUGH HOLE; THROUGH SILICON VIAS; TRANSFER WAFER;

EID: 74449088887     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2009.06.029     Document Type: Article
Times cited : (31)

References (20)
  • 12
    • 74449087396 scopus 로고    scopus 로고
    • Ph.D dissertation, University of Arkansas, August
    • S. Spiesshoefer, Ph.D dissertation, University of Arkansas, August 2005.
    • (2005)
    • Spiesshoefer, S.1
  • 18
    • 74449085986 scopus 로고    scopus 로고
    • F. Laermer, P. Schilp, Robert Bosch GmbH, US Pat. 5501893, 1996; German Pat. DE4241045C1, 1994.
    • F. Laermer, P. Schilp, Robert Bosch GmbH, US Pat. 5501893, 1996; German Pat. DE4241045C1, 1994.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.