-
1
-
-
0035278505
-
Survey and taxonomy of IP address lookup algorithms
-
M. A. Ruiz-Sanchez, E. W. Biersack, and W. Dabbous, "Survey and taxonomy of IP address lookup algorithms," IEEE Network, vol. 15, no. 2, pp. 8-23, 2001.
-
(2001)
IEEE Network
, vol.15
, Issue.2
, pp. 8-23
-
-
Ruiz-Sanchez, M.A.1
Biersack, E.W.2
Dabbous, W.3
-
2
-
-
74349112417
-
-
Online
-
RENESAS CAM [Online]. [http://www.renesas.com].
-
-
-
-
3
-
-
74349131457
-
-
Online
-
CYPRESS SRAMs [Online]. [http://www.cypress.com].
-
-
-
-
4
-
-
74349097452
-
-
Online
-
SAMSUNG SRAMs [Online]. [http://www.samsung.com].
-
-
-
-
5
-
-
33646432803
-
A non-redundant ternary CAM circuit for network search engines
-
M. J. Akhbarizadeh, M. Nourani, D. S. Vijayasarathi, and T. Balsara, "A non-redundant ternary CAM circuit for network search engines." IEEE Trans. VLSI Syst., vol. 14, no. 3, pp. 268-278, 2006.
-
(2006)
IEEE Trans. VLSI Syst
, vol.14
, Issue.3
, pp. 268-278
-
-
Akhbarizadeh, M.J.1
Nourani, M.2
Vijayasarathi, D.S.3
Balsara, T.4
-
6
-
-
33947140871
-
A tcam-based distributed parallel IP lookup scheme and performance analysis
-
K. Zheng, C. Hu, H. Lu, and B. Liu, "A tcam-based distributed parallel IP lookup scheme and performance analysis," IEEE/ACM Trans. Netw., vol. 14, no. 4, pp. 863-875, 2006.
-
(2006)
IEEE/ACM Trans. Netw
, vol.14
, Issue.4
, pp. 863-875
-
-
Zheng, K.1
Hu, C.2
Lu, H.3
Liu, B.4
-
7
-
-
33645317031
-
Hardware implementation of a tree based IP lookup algorithm for OC-768 and beyond
-
F. Baboescu, S. Rajgopal, L. Huang, and N. Richardson, "Hardware implementation of a tree based IP lookup algorithm for OC-768 and beyond," in Proc. DesignCon '05, 2005, pp. 290-294.
-
(2005)
Proc. DesignCon '05
, pp. 290-294
-
-
Baboescu, F.1
Rajgopal, S.2
Huang, L.3
Richardson, N.4
-
8
-
-
34547662265
-
CAMP: Fast and efficient IP lookup architecture
-
S. Kumar, M. Becchi, P. Crowley, and J. Turner, "CAMP: fast and efficient IP lookup architecture," in Proc. ANCS '06, 2006, pp. 51-60.
-
(2006)
Proc. ANCS '06
, pp. 51-60
-
-
Kumar, S.1
Becchi, M.2
Crowley, P.3
Turner, J.4
-
9
-
-
39349099998
-
Power efficient IP lookup with supernode caching
-
Nov
-
L. Peng, W. Lu, and L. Duan, "Power efficient IP lookup with supernode caching," Global Telecommunications Conference, 2007. GLOBECOM '07. IEEE, pp. 215-219, Nov. 2007.
-
(2007)
Global Telecommunications Conference, 2007. GLOBECOM '07. IEEE
, pp. 215-219
-
-
Peng, L.1
Lu, W.2
Duan, L.3
-
10
-
-
70350692274
-
Low power architecture for high speed packet classification
-
Z. L. A. Kennedy, X.Wang and B. Liu, "Low power architecture for high speed packet classification," in Proc. ANCS, 2008.
-
(2008)
Proc. ANCS
-
-
Kennedy, Z.L.A.1
Wang, X.2
Liu, B.3
-
11
-
-
0002260103
-
Fast address lookups using controlled prefix expansion
-
V. Srinivasan and G. Varghese, "Fast address lookups using controlled prefix expansion," ACM Trans. Comput. Syst., vol. 17, pp. 1-40, 1999.
-
(1999)
ACM Trans. Comput. Syst
, vol.17
, pp. 1-40
-
-
Srinivasan, V.1
Varghese, G.2
-
12
-
-
1842478794
-
An O(log n) dynamic router-table design
-
S. Sahni and K. S. Kim, "An O(log n) dynamic router-table design," IEEE Transactions on Computers, vol. 53, no. 3, pp. 351-363, 2004.
-
(2004)
IEEE Transactions on Computers
, vol.53
, Issue.3
, pp. 351-363
-
-
Sahni, S.1
Kim, K.S.2
-
13
-
-
11944250217
-
O(log n) dynamic router-tables for prefixes and ranges
-
H. Lu and S. Sahni, "O(log n) dynamic router-tables for prefixes and ranges," IEEE Transactions on Computers, vol. 53, no. 10, pp. 1217-1230, 2004.
-
(2004)
IEEE Transactions on Computers
, vol.53
, Issue.10
, pp. 1217-1230
-
-
Lu, H.1
Sahni, S.2
-
14
-
-
85008014425
-
Efficient construction of pipelined multibit-trie router-tables
-
K. S. Kim and S. Sahni, "Efficient construction of pipelined multibit-trie router-tables," IEEE Transactions on Computers, vol. 56, no. 1, pp. 32-43, 2007.
-
(2007)
IEEE Transactions on Computers
, vol.56
, Issue.1
, pp. 32-43
-
-
Kim, K.S.1
Sahni, S.2
-
15
-
-
60349097630
-
A SRAM-based architecture for trie-based IP lookup using FPGA
-
H. Le, W. Jiang, and V. K. Prasanna, "A SRAM-based architecture for trie-based IP lookup using FPGA," in Proc. FCCM '08, 2008.
-
(2008)
Proc. FCCM '08
-
-
Le, H.1
Jiang, W.2
Prasanna, V.K.3
-
16
-
-
46449120991
-
A novel reconfigurable hardware architecture for IP address lookup
-
H. Fadishei, M. S. Zamani, and M. Sabaei, "A novel reconfigurable hardware architecture for IP address lookup," in Proc. ANCS '05, 2005, pp. 81-90.
-
(2005)
Proc. ANCS '05
, pp. 81-90
-
-
Fadishei, H.1
Zamani, M.S.2
Sabaei, M.3
-
17
-
-
27544453783
-
A tree based router search engine architecture with single port memories
-
F. Baboescu, D. M. Tullsen, G. Rosu, and S. Singh, "A tree based router search engine architecture with single port memories," in Proc. ISCA '05, 2005, pp. 123-133.
-
(2005)
Proc. ISCA '05
, pp. 123-133
-
-
Baboescu, F.1
Tullsen, D.M.2
Rosu, G.3
Singh, S.4
-
18
-
-
46449115635
-
A memory-balanced linear pipeline architecture for trie-based IP lookup
-
W. Jiang and V. K. Prasanna, "A memory-balanced linear pipeline architecture for trie-based IP lookup," in Proc. HOTI '07, 2007, pp. 83-90.
-
(2007)
Proc. HOTI '07
, pp. 83-90
-
-
Jiang, W.1
Prasanna, V.K.2
-
19
-
-
24644487256
-
Scalable, memory efficient, high-speed IP lookup algorithms
-
R. Sangireddy, N. Futamura, S. Aluru, and A. K. Somani, "Scalable, memory efficient, high-speed IP lookup algorithms," IEEE/ACM Trans. Netw., vol. 13, no. 4, pp. 802-812, 2005.
-
(2005)
IEEE/ACM Trans. Netw
, vol.13
, Issue.4
, pp. 802-812
-
-
Sangireddy, R.1
Futamura, N.2
Aluru, S.3
Somani, A.K.4
-
21
-
-
74349128808
-
-
Online
-
RIS RAW DATA [Online]. [http://data.ris.ripe.net].
-
-
-
-
22
-
-
0042475248
-
Fast incremental updates for pipelined forwarding engines
-
A. Basu and G. Narlikar, "Fast incremental updates for pipelined forwarding engines," in Proc. INFOCOM '03, 2003, pp. 64-74.
-
(2003)
Proc. INFOCOM '03
, pp. 64-74
-
-
Basu, A.1
Narlikar, G.2
|