A new hardware algorithm for fast IP routing targeting programmable routers: Some considerations

IFIP Advances in Information and Communication Technology

Volumn 133, Issue , 2003, Pages 164-179

  Meribout, Mahmoud ^a   Motomura, Massato ^b  

^a SULTAN QABOOS UNIVERSITY   (Oman)

^b NEC CORPORATION   (Japan)

Author keywords

Distributed hardware; DRL; FPGA; Internet router; IP forwarding; Networking

Indexed keywords

ASSOCIATIVE STORAGE; COSTS; DYNAMIC RANDOM ACCESS STORAGE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK SECURITY; RECONFIGURABLE HARDWARE; ROUTING ALGORITHMS; STATIC RANDOM ACCESS STORAGE;

DISTRIBUTED HARDWARE; DYNAMIC RECONFIGURABLE LOGIC; EXPERIMENTAL EVALUATION; INTERNET ROUTERS; IP FORWARDING; NETWORKING; PERFORMANCE BOTTLENECKS; WORST-CASE PERFORMANCE;

INTERNET PROTOCOLS;

EID: 84904309326     PISSN: 18684238     EISSN: None     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (18)

1. Internet Routing Table Statistics, "http://www.merit.edu/ipmalouting_table/, May 2001".
2. S. Fuler, T. Li, and K. Varadhan, "Classless inter-domain routing (CIDR): An address and aggregation strategy", RFC 1519, September 1993.
3. Pankaj Gupta. Steven Lin, and Nick McKeownm "Routing Tables in hardware at memory access speeds", in IEEE Infocom, 1998.
4. S. Nilsan and G. Carlson, "Fast IP lookups for internet routers", in IFIP International Conference of Broadband Communications, 1998.
5. V. Srinivisan and V. Varghese, "Faster IP lookups using controlled prefix expansion", in SIGMETRICS, 1998.
6. M. Degermark, A. Brodnick, and S. Pink, "Small forwarding tables for fast routing lookups", in ACM Sigcomm, 1997.
7. SiberCode Technologies Inc., "SiberCAM Ultra-2M SCT200", Product Brief, 2000.
8. Marcel Waldvogel, Georges Varghese, John Turner, and Bernhardd Plattner, "Scalable high speed IP routing table lookups", in Proc. Of ACM SIGCOMM'97, pp. 25-36.
9. M. Meribout and M. Motomura, "Method for compiling high level programs into hardware", Japanese Patent: JSP2000-313818, 2000.
10. W. N. Eartherton, "Hardware-based Protocol Prefix Lookups", thesis, Washington University in St Louis, 1998.
11. "The Viretex user data sheet", Xilinx, 2001.
12. M. Motomura et al, "An Embedded DRAM-FPGA Chip with Instantaneous Logic reconfiguration", Symposium on VLSI Circuits, pp. 55-56, July 1997.
13. Michigan University and Merit Network. Internet Performance Management and Analysis (IPMA) Project. Details available at http://nic.merit.edu/-ipma.
14. The Routing Arbiter Project. Internet routing and network statistics, http://www.ra.net/statistic.
15. M. Meribout and M. Motomura, New Design Methodology with Efficient Prediction of Quality Metrics for Logic Level Design Towards Dynamic Reconfigurable Logic, International Journal for Systems Architecture (JSA), (Elsevier Science Ltd), vol. 48/8-10, pp. 285-310, 2003.
16. David E. Taylor, Jon Tunner, and John W. Loclwood, "Dynamic Hardware Plugins (DHP): Exploiting reconfigurable hardware for high performance programmable routers," In IEEE OPENARCH 2001, Anchorage, AK, April, 2001.
17. ns notes and documentation. The VINT Project, UC Berkeley, LBL, USC/ISI, and Xerox PARC, November 1997. Available from http://www-mash.cs.berkeley.edu/ns/.
18. URL: www.Mentorgraphics.com.