Power efficient IP lookup with supernode caching

GLOBECOM - IEEE Global Telecommunications Conference

Volumn , Issue , 2007, Pages 215-219

  Lu, Peng ^a   Wencheng, Lu ^b   Lide, Duan ^a  

^a LOUISIANA STATE UNIVERSITY   (United States)

^b University of Florida   (United States)

Author keywords

Caching; IP lookup; Network processor; Supernode; Tree bitmap

Indexed keywords

NETWORK PROCESSOR; TREE BITMAP;

ENERGY CONSERVATION; NETWORK ROUTING; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER); TREES (MATHEMATICS);

INTERNET PROTOCOLS;

EID: 39349099998     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GLOCOM.2007.48     Document Type: Conference Paper

References (15)

1. ftp://pma.nlanr.net/traces/
2. http://bgp.potaroo.net/as1221/bgptable.txt
3. B. Agrawal and T. Sherwood, "Modelling TCAM Power for Next Generation Network Devices", In the Proceedings of IEEE Intl. Symp. on Performance Analysis of Systems and Software (ISPASS-2006).
4. T. Chiueh and P. Pradhan, "Cache Memory Design for Network Processors." In Proc.of the 6th International Symposium on High Performance Computer Architecture, pp. 409-418, Feb. 2000.
5. W. Eatherton, G. Varghese, Z. Dittia, Tree bitmap: hardware/software IP lookups with incremental updates, Computer Communication Review, 34(2): 97-122, 2004.
6. EZ Chip Network Processors, http://ezchip.com
7. E. Horowitz, S.Sahni, and D.Mehta, Fundamentals of Data Structures in C++, W. H. Freeman, NY, 1995
8. Intel IXP2850 Network Processor. http://www.intel.com/design/network/ products/npfamily/ixp2850.htm
9. S. Kaxrias and G. Keramidas, "IPStash: a Power-Efficient Memory Architecture for IP-lookup," In Proc. of the 36th International Symposium on Microarchitecture, Dec. 2003.
10. Network and Communications ICs. www.agere.com/enterprise_metro_access/ network_processors.html
11. Y. Rekhter, T. Li, "An Architecture for IP Address Allocation with CIDR." RFC 1518, Sept. 1993.
12. T. Sherwood, G. Varghese and B. Calder, "A Pipelined Memory Architecture for High Throughput Network Processors," In Proc. of the 30th Intl. Symp. on Computer Architecture (ISCA), Jun. 2003.
13. B. Talbot, T. Sherwood, B. Lin, "IP Caching for Terabit Speed Routers." Globecom'99, pp. 1565-1569, Dec., 1999.
14. D. Tarjan, S. Thoziyoor and N. P. Jouppi, CACTI 4.0 Technical Report, http://www.hpl.hp.com/techreports/2006/HPL-2006-86.pdf
15. F. Zane, G. Narlikar, A. Basu, "CoolCAMs: Power-Efficient TCAMs for Forwarding Engines." IEEE INFOCOM, Apr. 2003.