Evolutionary algorithms for the mapping of pipelined applications onto heterogeneous embedded systems

Proceedings of the 11th Annual Genetic and Evolutionary Computation Conference, GECCO-2009

Volumn , Issue , 2009, Pages 1435-1442

  Branca, Marco ^a   Camerini, Lorenzo ^a   Ferrandi, Fabrizio ^a   Lanzi, Pier Luca ^a   Pilato, Christian ^a   Sciuto, Donatella ^a   Tumeo, Antonino ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

BOA; FPGA; GA; Mapping; Pipelining; SA; TS

Indexed keywords

BAYESIAN OPTIMIZATION ALGORITHMS; BOA; CUSTOMIZABLE PROCESSORS; FPGA; HETEROGENEOUS EMBEDDED SYSTEM; HETEROGENEOUS MULTIPROCESSORS; JPEG IMAGE; REAL-WORLD APPLICATION; SEARCH ALGORITHMS; SYNTHETIC PROBLEM;

BAYESIAN NETWORKS; EMBEDDED SYSTEMS; ENCODING (SYMBOLS); FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; IMAGE CODING; LEARNING ALGORITHMS; MAPPING; MULTIPROCESSING SYSTEMS; TABU SEARCH;

SIMULATED ANNEALING;

EID: 72749099981     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1569901.1570094     Document Type: Conference Paper

References (22)

1. S. Banerjee, T. Hamada, P. M. Chau, and R. D. Fellman. Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems. IEEE Transactions on Signal Processing, 43(6):1468-1484, June 1995.
2. A. Benoit and Y. Robert. Mapping pipeline skeletons onto heterogeneous platforms. J. Parallel Distrib. Comput., 68(6):790-808, 2008.
3. K. S. Chatha and R. Vemuri. A tool for partitioning and pipelined scheduling of hardware-software systems. In ISSS '98: 11th international symposium on System synthesis, pages 145-151, Washington, DC, USA, 1998. IEEE Computer Society.
4. W. J. Dally, U. J. Kapasi, B. Khailany, J. H. Ahn, and A. Das. Stream Processors: Progammability and Efficiency. Queue, 2(1):52-62, 2004.
5. P. Eles, Z. Peng, K. Kuchcinski, and A. Doboli. System level hardware/software partitioning based on simulated annealing and tabu search. Design Automation for Embedded Systems, 2:5-32, 1997.
6. C. Gagné and M. Parizeau. Open beagle: A new c++ evolutionary computation framework. In W. B. Langdon, E. Cantú-Paz, K. E. Mathias, R. Roy, D. Davis, R. Poli, K. Balakrishnan, V. Honavar, G. Rudolph, J. Wegener, L. Bull, M. A. Potter, A. C. Schultz, J. F. Miller, E. K. Burke, and N. Jonoska, editors, GECCO, page 888. Morgan Kaufmann, 2002.
7. F. Glover and M. Laguna. Tabu Search. Kluwer, Norwell, MA., 1997. Now published by Springer.
8. D. E. Goldberg. Genetic Algorithms in Search, Optimization, and Machine Learning. Addison-Wesley, Reading, Mass., 1989.
9. M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In ASPLOS-XII: 2th international conference on Architectural support for programming languages and operating systems, pages 151-162, October 2006.
10. M. Grajcar. Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system. In DAC '99: Proceedings of the 36th ACM/IEEE conference on Design automation, pages 280-285, New York, NY, USA, 1999. ACM.
11. H. Javaid and S. Parameswaran. Synthesis of heterogeneous pipelined multiprocessor systems using ILP: jpeg case study. In CODES/ISSS '08: 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, pages 1-6, New York, NY, USA, 2008. ACM.
12. C. T. King, W. H. Chou, and L. M. Ni. Pipelined data parallel algorithms-i: Concept and modeling. IEEE Trans. Parallel Distrib. Syst., 1(4):470-485, 1990.
13. S. Kirkpatrick, C. Gelatt, and M. Vecchi. Optimization by simulated annealing. Science, 220(4598):671-680, 1983. http://www.jstor.org/stable/ 1690046 Retrieved on 16 January 2009.
14. Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. SODA: A low-power architecture for software radio. In ISCA '06: 33rd International Symposium on Computer Architecture., pages 89-101, Boston, MA,, 2006.
15. D. M. Nicol and D. R. O'Hallaron. Improved Algorithms for Mapping Pipelined and Parallel Computations. IEEE Trans. Comput., 40(3):295-306, 1991.
16. M. Pelikan. Bayesian optimization algorithm with decision graphs in c++, version 1.1, 2000.
17. M. Pelikan. Hierarchical Bayesian optimization algorithm: Toward a new generation of evolutionary algorithm. Springer Verlag, Berlin, 2005.
18. M. Pelikan, D. E. Goldberg, and E. E. Cantú-paz. Linkage problem, distribution estimation, and bayesian networks. Evol. Comput., 8(3):311-340, 2000.
19. S. L. Shee and S. Parameswaran. Design methodology for pipelined heterogeneous multiprocessor system. In DAC '07: 44th annual conference on Design automation, pages 811-816, New York, NY, USA, 2007. ACM.
20. G. Wang, W. Gong, B. DeRenzi, and R. Kastner. Application partitioning on programmable platforms using the ant colony optimization. Journal of Embedded Computing, 1(12):1-18, 2005.
21. N. Weng, N. Kumar, S. Dechu, and B. Soewito. Mapping task graphs onto network processors using genetic algorithm. In AICCSA 2008: IEEE/ACS International Conference on Computer Systems and Applications, pages 481-488, Doha,, Mar./Apr. 2008.
22. W. Wolf. The future of multiprocessor systems-on-chips. In 41st ACM/IEEE DAC '04, pages 681-685, 2004.