Synthesis of heterogeneous pipelined multiprocessor systems using ILP: JPEG case study

Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008

Volumn , Issue , 2008, Pages 1-6

  Javaid, Haris ^a   Parameswaran, Sri ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Design space exploration; Integer Linear Programming; MPSoCs

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; APPLICATIONS; DESIGN; DYNAMIC PROGRAMMING; EMBEDDED SYSTEMS; INTEGER PROGRAMMING; INTEGRATED CIRCUITS; LINEAR PROGRAMMING; LINEARIZATION; MULTIMEDIA SYSTEMS; OPTIMAL SYSTEMS; OPTIMIZATION; PARTICLE SIZE ANALYSIS; PIPELINES; SPACE RESEARCH;

APPLICATION SPECIFIC INSTRUCTION-SET PROCESSORS; CACHE CONFIGURATIONS; COMMERCIAL DESIGNS; DESIGN METHODOLOGIES; DESIGN POINTS; DESIGN SPACE EXPLORATION; ILP FORMULATIONS; INTEGER LINEAR PROGRAMMING; MINIMAL AREAS; MPSOCS; MULTI PROCESSOR ARCHITECTURES; MULTI PROCESSOR SYSTEMS; MULTIMEDIA APPLICATIONS; OPTIMAL DESIGNS; OPTIMAL SETS; OPTIMAL SYSTEM DESIGNS; RUN-TIME; STREAMING APPLICATIONS;

PIPELINE PROCESSING SYSTEMS;

EID: 63349110742     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450135.1450137     Document Type: Conference Paper

References (20)

1. Altera Nios Processor. Altera Corp. (http://www.altera.com).
2. ARC the leader in configurable processor technology. ARC International (http://www.arc.com).
3. 1p-solve. Available at: http://lpsolve.sourceforge.net/5.5/.
4. Xtensa Processor. Tensilica Inc. (http://www.tensilica.com).
5. Flix: Fast relief for performance-hungry embedded applications, 2005. Available at: http://www.tensilica.com/pdf/FLIX-White-Paper-v2.pdf.
6. XPRES Generated Specialized Operations, 2005. Available at: http://tensilica.com/pdf/XPRES%201205.pdf.
7. S. Banerjee, T. Hamada, P. Chau, and R. Fellman. Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems. Signal Processing, IEEE Transactions on, 43(6):1468-1484, 1995.
8. A. Beric, R. Sethuraman, C. Pinto, H. Peters, G. Veldman, P. van de Haar, and M. Duranton. Heterogeneous multiprocessor for high definition video. Consumer Electronics, 2006. ICCE '06. 2006 Digest of Technical Papers. International Conference on, pages 401-402, 7-11 Jan. 2006.
9. J. Cong, G. Han, and W. Jiang. Synthesis of an application-specific soft multiprocessor system. In FPGA '07: Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, pages 99-107, New York, NY, USA, 2007. ACM.
10. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stien. Introduction to Algorithms. MIT Press and MCGraw-Hill, Second edition, 2001.
11. J. DeSouza-Batista and A. Parker. Optimal synthesis of application specific heterogeneous pipelined multiprocessors. Application Specific Array Processors, 1994. Proceedings., International Conference on, pages 99-110, 22-24 Aug 1994.
12. J. Jeon and K. Choi. Loop pipelining in hardware-software partitioning. In Asia and South Pacific Design Automation Conference, pages 361-366, 1998.
13. T. Kodaka, K. Kimura, and H. Kasahara. Multigrain parallel processing for jpeg encoding on a single chip multiprocessor. In IWIA '02: Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02), page 57, Washington, DC, USA, 2002. IEEE Computer Society.
14. S.-R. Kuang, C.-Y Chen, and R.-Z. Liao. Partitioning and pipelined scheduling of embedded system using integer linear programming. In ICPADS '05: Proceedings of the 11th International Conference on Parallel and Distributed Systems - Workshops (ICPADS'05), pages 37-41, Washington, DC, USA, 2005. IEEE Computer Society.
15. M. Schwiegershausen and P. Pirsch. A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes. In EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation, pages 8-13, Los Alamitos, CA, USA, 1995. IEEE Computer Society Press.
16. S. L. Shee. ADAPT: Architectural and Design Exploration for Application Specific Instruction-set Processor Technologies. PhD thesis, School of CSE, University of New South Wales, Sydney, September 2007.
17. S. L. Shee, A. Erdos, and S. Parameswaran. Heterogeneous multiprocessor implementations for jpeg:: a case study. In CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, pages 217-222, New York, NY, USA, 2006. ACM.
18. S. L. Shee and S. Parameswaran. Design methodology for pipelined heterogeneous multiprocessor system. In DAC '07: Proceedings of the 44th annual conference on Design automation, pages 811-816, New York, NY, USA, 2007. ACM.
19. M. Strik, A. Timmer, J. van Meerbergen, and G.-J. van Rootselaar. Heterogeneous multiprocessor for the management of real-time video and graphics streams. Solid-State Circuits, IEEE Journal of, 35(11):1722-1731, Nov 2000.
20. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors. In VLSID '05: Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, pages 551-556, Washington, DC, USA, 2005. IEEE Computer Society.