Mapping task graphs onto network processors using genetic algorithm

AICCSA 08 - 6th IEEE/ACS International Conference on Computer Systems and Applications

Volumn , Issue , 2008, Pages 481-488

  Weng, Ning ^a   Kumar, Nandeesh ^a   Dechu, Satish ^a   Soewito, Benfano ^a  

^a Southern Illinois University at Carbondale   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DEVELOPERS; APPLICATION PARTITIONING; AUTOMATED TASK SCHEDULING; COMPLEX NETWORKS; DATA RATES; HIGH-QUALITY; HIGH-QUALITY SOLUTIONS; INTERNATIONAL CONFERENCES; KEY COMPONENTS; LINK SPEEDS; NETWORK APPLICATIONS; NETWORK PROCESSORS; NETWORK SYSTEMS; PROCESSOR CORES; PROGRAMMING COMPLEXITY; RUN-TIME; SIMULATION RESULTS; SYSTEM ISSUES; SYSTEM PERFORMANCES; SYSTEM-ON-A-CHIP; TASK GRAPHS; TASK SCHEDULING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOELECTRIC PHENOMENA; CHLORINE COMPOUNDS; CIRCUIT THEORY; COMPUTER SYSTEMS; CONFORMAL MAPPING; DIESEL ENGINES; EMBEDDED SYSTEMS; GENETIC ALGORITHMS; HEURISTIC PROGRAMMING; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MULTITASKING; PARALLEL PROGRAMMING; PROGRAM PROCESSORS; SCHEDULING; SCHEDULING ALGORITHMS;

COMPUTER APPLICATIONS;

EID: 50049088855     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AICCSA.2008.4493576     Document Type: Conference Paper

References (23)

1. T. M. Austin and G. S. Sohi. Tetra: evaluation of serial program performance on fine-grain parallel processors. Technical Report 1163, Computer Science Department, University of Wisconsin, Madison. WI, July 1993.
2. J. E. Baker. Reducing bias and inefficiency in the selection algorithm. In Proc. of the Second International Conference on Genetic Algorithms, pages 14-21, 1987.
3. C-Port Corporation. C-5TM Digital Communications Processor, 1999. http://www.cportcorp.com/solutions/docs/c5brief.pdf.
4. R. C. Correa. A. Ferreira, and P. Rebreyend. Scheduling multiprocessor tasks with genetic algorithms. IEEE Transactions on Parallel and Distributed Systems, 10(8):825-837, 1999.
5. J. Dai. B. Huang, L. Li, and L. Harrison. Automatically partitioning packet processing applications for pipelined architectures. SIGPLAN Not., 40(6):237-248, 2005.
6. EZchip Technologies Ltd., Yokneam, Israel. NP-1 10-Gigabit 7-Layer Network Processor. 2002. http://www.ezchip.com.
7. S. D. Goglin, D. Hooper, A. Kumar, and R. Yavatkar. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal. 7(4): 64-76, Nov. 2004.
8. D. E. Goldberg. Genetic Algorithms in Search, Optimization and Machine Learning. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 1989.
9. Intel Corp. Intel IXP2800 Network Processor. 2002. http://developer.intel.com/design/network/products/npfamily/ixp2800.htm.
10. D. Jong. An Analysis of the Behavior of a Class of Genetic Adaptive Systems. PhD thesis, University of Michigan. 1975.
11. E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. F. Kaashoek. The Click modular router. ACM Transactions on Computer Systems, 18(3):263-297, Aug. 2000.
12. Y.-K. Kwok and I. Ahmad. Static scheduling algorithms for allocating directed task graphs to multiprocessors. ACM Computing Surveys, 31(4):406-471. Dec. 1999.
13. B. A. Malloy, E. L. Lloyd, and M. L. Souffa. Scheduling DAG's for asynchronous multiprocessor execution. IEEE Transactions on Parallel and Distributed Systems. 5(5):498-508, May 1994.
14. H. Muhlenbein. Parallel genetic algorithms, population genetics and combinatorial optimization. In Proc. of the Third International Conference on Genetic Algorithms, pages 416-421, 1989.
15. C. Ostler and K. S. Chatha. An ilp formulation for systemlevel application mapping on network processor architectures. In DATE '07: Proceedings of the conference on Design, automation and test in Europe, pages 99-104, New York, NY, USA, 2007. ACM Press.
16. R. Ramaswamy, N. Weng, and T. Wolf. Application analysis and resource mapping for heterogeneous network processor architectures. In Proc. of Network Processor Workshop in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-10), pages 103-119. Madrid, Spain. Feb. 2004.
17. G. L. Reijns and A. J. C. van Gemund. Analysis of a sharedmemory multiprocessor via a novel queuing model. Journal of Systems Architecture, 45(14):1189-1193, 1999.
18. N. Shah, W. Plishker, and K. Keutzer. NP-Click: A programming model for the intel IXP1200. In Proc. of Network Processor Workshop in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9), pages 100-111. Anaheim, CA, Feb. 2003.
19. Teja Technologies. TejaNP Datasheet, 2003. http://www.teja.com.
20. T. Wolf, N. Weng, and C-H. Tai. Design considerations for network processor operating systems. In Proc. of ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS), Princeton, NJ, Oct. 2005.
21. A. S. Wu. H. Yu, S. Jin, K-C Lin, and G. Schiavone. An incremental genetic algorithm approach to multiprocessor scheduling. IEEE Transactions on Parallel and Distributed Systems, 15(9):824-834, 2004.
22. S. Yan, X. Zhou. L. Wang, and H. Wang. Ga-based automated task assignment on network processors. In ICPADS '05: Proceedings of the 11th International Conference on Parallel and Distributed Systems (ICPADS'05), pages 112-118, Washington, DC, USA, 2005. IEEE Computer Society.
23. A. Y. Zomaya. C. Ward, and B. Macey. Genetic scheduling for parallel processor systems: Comparative studies and performance issues. IEEE Transactions on Parallel and Distributed Systems, 10(8):795-812, 1999.