Flexible filters: Load balancing through backpressure for stream programs

Embedded Systems Week 2009 - Proceedings of the 7th ACM International Conference on Embedded Software, EMSOFT '09

Volumn , Issue , 2009, Pages 205-214

  Collins, Rebecca L ^a   Carloni, Luca P ^a  

^a Fu Foundation School of Engineering and Applied Science   (United States)

Author keywords

Dynamic load balancing; Stream programming

Indexed keywords

BACK PRESSURES; COMPUTATIONAL LOADS; CORE LEVELS; DISTRIBUTED MEMORY; DYNAMIC LOAD BALANCING; DYNAMIC VARIATIONS; EMBEDDED APPLICATION; JPEG ENCODERS; LOAD-BALANCING; MEMORY UTILIZATION; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; PERFORMANCE IMPROVEMENTS; STATIC MAPPING; STREAM APPLICATION; STREAM DATA; STREAM PROCESSING; STREAM PROGRAMMING; SYSTEM LEVELS;

DYNAMIC LOADS; DYNAMIC PROGRAMMING; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; HYDRAULICS; MICROPROCESSOR CHIPS; OCCUPATIONAL RISKS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 72249100069     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629335.1629363     Document Type: Conference Paper

References (26)

1. Gedae, http://www.gedae.com/.
2. R. H. Arpaci-Dusseau et al. Cluster I/O with River: Making the fast case common. In Proc. of the Sixth Workshop on I/O in Parallel and Distributed Systems, pages 10-22, May 1999.
3. M. A. Bender and M. O. Rabin. Online scheduling of parallel programs on heterogeneous systems with applications to Cilk. Theory of Computing Systems, 35(3):289-304, 2002.
4. I. Buck et al. Brook for GPUs: Stream computing on graphics hardware. In Intl. Conf. on Computer Graphics and Interactive Techniques (SIGGRAPH), pages 777-786, Aug. 2004.
5. S. Chandrasekaran et al. TelegraphCQ: Continuous dataflow processing for an uncertain world. In Conference on Innovative Data Systems Research (CIDR), pages 668-668, Jan. 2003.
6. J. Chen et al. A reconfigurable architecture for load-balanced rendering. In Proc. of the SIGGRAPH/ EUROGRAPHICS Conf. on Graphics Hardware, pages 71-80, July 2005.
7. E. T. Fellheimer. Dynamic load-balancing of StreamIt cluster computations. Master's thesis, Massachusetts Institute of Technology, 2006. Department of Electrical Engineering and Computer Science.
8. M. Frigo, C. E. Leiserson, and K. H. Randall. The implementation of the Cilk-5 multithreaded language. In Proc. of the SIGPLAN Conference on Program Language Design and Implementation, pages 212-223, June 1998.
9. R. C. Gonzalez and R. E. Woods. Digital Image Processing. Addison-Wesley Longman Publ. Co., Inc., Boston, MA, 2001.
10. M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In Proc. of the Intl. Conf. on Architecture Support for Programming Languages and Operating Systems (ASPLOS), pages 151-162, Oct. 2006.
11. J. Gummaraju and M. Rosenblum. Stream programming on general-purpose processors. In Proc. of the Intl. Symp. on Microarchitecture (MICRO), pages 343-354, Nov. 2005.
12. L. Huston et al. Dynamic load balancing for distributed search. In Proc. of the Intl. Symp. on High Performance Distributed Computing (HPDC), pages 157-166, July 2005.
13. J. Kahle et al. Introduction to the CELL multiprocessor. IBM J. Res. Develop., 49(4-5):589-604, Sept. 2005.
14. P. Kakulavarapu, O. Maquelin, J. N. Amaral, and G. R. Gao. Dynamic load balancers for a multithreaded multiprocessor system. Parallel Processing Letters, 11(1):169-184, 2001.
15. U. J. Kapasi et al. Programmable stream processors. IEEE Computer, 36(8):54-62, Aug. 2003.
16. M. Kovac and N. Ranganathan. Jaguar: A fully pipelined VLSI architecture for JPEG image compression standard. Proc. of the IEEE, 83(2):247-258, Feb. 1995.
17. M. Kudlur and S. Mahlke. Orchestrating the execution of stream programs on multicore platforms. SIGPLAN Not., 43(6):114-124, 2008.
18. E. Lee and D. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, C-36(1):24-35, Jan. 1987.
19. E. Lee and D. Messerschmitt. Synchronous data flow. Proc. of the IEEE, 75(9):1235-1245, Sept. 1987.
20. M. D. McCool. Data-parallel programming on the Cell BE and the GPU using the RapidMind development platform. In GSPx Multicore Applications Conference, Oct. 2006.
21. A. K. Nanda et al. Cell/B.E. blades: Building blocks for scalable, real-time, interactive, and digital media servers. IBM J. of Research and Development, 51(5):573-582, Sept. 2007.
22. D. Pham et al. The design and implementation of a first-generation CELL processor. In ISSCC Digest of Technical Papers, pages 184-185, Feb. 2005.
23. C. Ranger et al. Evaluating MapReduce for multi-core and multiprocessor systems. In Proc. of the Symp. on High Performance Computer Architecture, pages 13-24, Feb. 2007.
24. M. A. Shah, J. M. Hellerstein, S. Chandrasekaran, and M. J. Franklin. Flux: An adaptive partitioning operator for continuous query systems. In Intl. Conf. on Data Engineering (ICDE), pages 25-36, Mar. 2003.
25. W. Thies et al. StreamIt: A compiler for streaming applications, Dec. 2001. MIT-LCS Technical Memo TM-622, Cambridge, MA.
26. Y. Xing, S. Zdonik, and J.-H. Hwang. Dynamic load distribution in the Borealis stream processor. In Intl. Conf. on Data Engineering (ICDE), pages 791-802, Apr. 2005.