Optimising variability tolerant standard cell libraries

2009 IEEE Congress on Evolutionary Computation, CEC 2009

Volumn , Issue , 2009, Pages 2273-2280

  Hilder, James A ^a   Walker, James Alfred ^a   Tyrrell, Andy M ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ATOMISTIC SIMULATIONS; FUTURE TECHNOLOGIES; HIGH-SPEED; LOW-POWER CIRCUIT; MULTI-OBJECTIVE FITNESS FUNCTION; OPTIMISATIONS; RANDOM FLUCTUATION; SPICE MODEL; STANDARD CELL; THRESHOLD VOLTAGE VARIATION; TRANSISTOR WIDTH;

ELECTRIC BATTERIES; FUNCTION EVALUATION; OPTIMIZATION; SIMULATORS; THREE DIMENSIONAL; THREE DIMENSIONAL COMPUTER GRAPHICS;

SPICE;

EID: 70450145487     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CEC.2009.4983223     Document Type: Conference Paper

References (21)

1. A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub 50 nm mosfets: a statistical 3D 'atomistic' simulation study, " Nanotechnology, vol. 10, pp. 153-158, 1999.
2. K. Bernstein et al., "High-performance CMOS variability in the 65-nm regime and beyond, " Advanced Silicon Technology, vol. 50, 2006.
3. R. Salomon and F. Sill, High-speed, low-leakage integrated circuits: An evolutionary algorithm perspective, Journal of Systems Architecture, vol. 53, pp. 321-327, 2007.
4. K. V. Noren and J. E. Ross, "Analog circuit design using genetic algorithms, " in 2nd Online Symposium for Electronic Engineers, 2001.
5. E. Takahashi et al., "Power dissipation reductions with genetic algortihms, " in Proc. of NASA/DOD EH, 2005.
6. R. Phelps, M. Krasnicki, R. Rutenbar, L. Carley, and J. Hellums, "Anaconda: robust synthesis of analog circuits via stochastic pattern search, " in IEEE Custom Integrated Circuits, 1999.
7. G. Alpaydin, S. Balkir, and G. Dundar, "An evolutionary approach to automatic synthesis of high-performance analog integrated circuits, " IEEE Trans. on Evolutionary Computation, vol. 7, pp. 240-252, 2003.
8. J. F. Miller, D. Job, and V. K. Vassilev, "Principles in the evolutionary design of digital circuits - part I, " Genetic Programming and Evolvable Machines, vol. 1, pp. 8-35, 2000.
9. M. J. Streeter et al., "Automatic synthesis using GP of the topology and sizing for five post-2000 patented analog and mixed-analog digital circuits, " in Southwest Symp. on Mixed-Signal Design, 2003.
10. A. Djupdal and P. C. Haddow, "Evolving efficient redundancy by exploiting the analogue nature of CMOS transistors, " in CIRAS, 2007.
11. A. Asenov, "Variability in the next generation CMOS technologies and impact on design, " in International Conf. of CMOS Variability, 2007.
12. B. G. Streetman and S. Banerjee, Solid State Electronic Devices. Prentice-Hall, 2000.
13. C. Wyon, "Future technology for advanced mos devices, " Nuclear Instruments and Methods in Physics Research B, vol. 186, 2002.
14. J. B. Bernstein et al., "Electronic circuit reliability modeling, " Microelectronics Reliability, vol. 46, pp. 1957-1979, 2006.
15. J. Rubio et al., "Physically based modelling of damage, amorphization and recrystallization for predictive device-size process simulation, " Materials Science and Engineering B, vol. 114-115, 2004.
16. M. Mizuno and V. De, Eds., "Design for Variability in Logic, Memory and Microprocessor" in VLSI Circuits Proc., Kyoto, Japan, 2007.
17. V. Moroz, "Design for manufacturability: OPC and stress variations, " in International Conference on CMOS Variability, 2007.
18. W. Eccleston, "The effect of polysilicon grain boundaries on mos based devices, " Microelectronic Engineering, vol. 48, pp. 105-108, 1999.
19. J. A. Walker, J. A. Hilder, and A. M. Tyrrell, "Evolving variabilitytolerant CMOS designs, " in Proc. of ICES. Springer-Verlag, 2008.
20. K. Deb, P. A., S. Agarwal, and T. Meyarivan, "A fast and elitist multi-objective genetic algorithm: Nsga-ii, " IEEE Transactions on Evolutionary Computation, vol. 6, pp. 181-197, 2002.
21. G. Petley, "Vlsi and asic technology standard cell library design, " www.vlsitechnology.org.