Generating high-performance custom floating-point pipelines

FPL 09: 19th International Conference on Field Programmable Logic and Applications

Volumn , Issue , 2009, Pages 59-64

  De Dinechin, Florent ^a   Klein, Cristian ^a   Pasca, Bogdan ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC PROGRAMMING; COMPUTATION THEORY; DIGITAL ARITHMETIC; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PIPELINES;

AUTOMATIC MANAGEMENT; FLOATING POINTS; HIGH PERFORMANCE COMPUTING; LEARNING CURVES; OPEN SOURCE ARCHITECTURE; SALIENT FEATURES;

COMPUTER CIRCUITS;

EID: 70450043135     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2009.5272553     Document Type: Conference Paper

References (15)

1. D. Strenski, J. Simkins, R. Walke, and R. Wittig, "Revaluating FPGAs for 64-bit floating-point calculations," HPC wire, May 2008.
2. J. Detrey, F. de Dinechin, and X. Pujol, "Return of the hardware floating-point elementary function," in 18th Symposium on Computer Arithmetic. IEEE, 2007, pp. 161-168.
3. N. Woods and T. VanCourt, "FPGA acceleration of quasi-Monte Carlo in finance," in Field Programmable Logic and Applications, 2008, pp. 335-340.
4. F. de Dinechin and B. Pasca, "Large multipliers with fewer DSP blocks," in Field Programmable Logic and Applications. IEEE, Aug. 2009.
5. N. Brisebarre, F. de Dinechin, and J.-M. Muller, "Integer and floating-point constant multipliers for FPGAs," in Application-specific Systems, Architectures and Processors. IEEE, 2008, pp. 239-244.
6. M. Langhammer, "Floating point datapath synthesis for FPGAs," in Field Programmable Logic and Applications, 2008, pp. 355-360.
7. R. Andraka, "Hybrid floating point technique yields 1.2 gigasample per second 32 to 2048 point floating point FFT in a single FPGA," in High Performance Embedded Computing Workshop, 2006.
8. F. de Dinechin, J. Detrey, I. Trestian, O. Creţ, and R. Tudoran, "When FPGAs are better at floating-point than microprocessors," ÉNS Lyon, Tech. Rep. ensl-00174627, 2007, http://prunel.ccsd.cnrs.fr/ ensl-00174627.
9. J. Detrey and F. de Dinechin, "Table-based polynomials for fast hardware function evaluation," in Application-specific Systems, Architectures and Processors. IEEE, 2005, pp. 328-333.
10. F. de Dinechin, B. Pasca, O. Creţ, and R. Tudoran, "An FPGA-specific approach to floating-point accumulation and sum-of-products," in Field-Programmable Technologies. IEEE, 2008, pp. 33-40.
11. M. Chu, N. Weaver, K. Sulimma, A. DeHon, and J. Wawrzynek, "Object oriented circuit-generators in Java," in FPGAs for Custom Computing Machines. IEEE, 1998.
12. D. Bakalis, K. Adaos, D. Lymperopoulos, M. Bellos, H. Vergos, G. Alexiou, and D. Nikolos, "A core generator for arithmetic cores and testing structures with a network interface," Journal of Systems Architecture, vol. 52, no. 1, pp. 1-12, 2006.
13. C. E. Leiserson and J. B. Saxe, "Retiming synchronous circuitry," Algorithmica, vol. 6, no. 1, pp. 5-35, 1991.
14. ANSI/IEEE, Standard 754-1985 for Binary Floating-Point Arithmetic (also IEC 60559), 1985.
15. L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, "MPFR: A multiple-precision binary floating-point library with correct rounding," ACM Transactions on Mathematical Software, vol. 33, no. 2, pp. 13:1-13:15, June 2007.